
Cortex®-M4 32-bit Microcontroller with FPU, 120 MHz,
Up to 512 KB Code Flash, 32 KB Data Flash, 64 KB
SRAM, 3-Phase PWM, 12-bit ADC, PGA for Motor
Control Applications

DS Rev. 2.01

Features

Core and Memory

- Arm® Cortex® -M4F 32-bit Core
- Up to 150 DMIPS with FPU at 120 MHz
- Cache buffer (Flash accelerator) support

Memories

- Up to 512 KB Code Flash
- 32 KB of Data Flash
- Up to 64 KB SRAM

Reset and Power Management

- Power-on/power-down reset (POR/LVR/LVI)
- Low-power modes: SLEEP, DEEP-SLEEP

Clock Management

- High-Speed Internal (HSI) oscillator 32 MHz
 - $\pm 1.2\%$ @ 25°C
 - $\pm 3.0\%$ @ 0°C to $+85^{\circ}\text{C}$
 - $\pm 10\%$ @ -40°C to 0°C
- Low-Speed Internal (LSI) oscillator 500 kHz
 - $\pm 20\%$ @ -40°C to $+85^{\circ}\text{C}$
- High-Speed External (HSE) main oscillator
 - 4 MHz to 16 MHz
- Low-Speed External (LSE) sub-oscillator
 - 32.768 kHz
- Phase-locked-loop (PLL) frequency generator up to 120 MHz

General-Purpose Input/Output (GPIO)

- Up to 107 I/O pins with interrupt capability
- All mappable on external interrupt vectors
- Multi-function pins have up to five selections of functions, including GPIO

DMA Controller

- 16-channel, 8-/16-/32-bit data transfers
- Compatible with 24 different types of peripherals

12-bit ADC

- Three independent ADC blocks
- 24 analog input channels
- Adjustable sample time and hold time
- Multiple operating modes:
 - Single conversion
 - Sequence conversion
 - Burst conversion
 - Multiple conversion

Comparator (CMP)

- Equipped with Comparator 0 and 1, each of which has three input sources
- Equipped with Comparator 2 and 3, each of which has one input source
- Signals from the PGA can be fed to the comparator

Programmable Gain AMP (PGA)

- Three individual PGA channels
- Compatible with ADC for joint operation

Internal Low-Dropout Regulator (LVD)

Quadrature Encoder Interface (QEI)

- Two QEI channels
- Three input pins for two-phase signals and an index pulse
- Programmable noise input filter
- Displaying counter pulses and counter direction
- 32-bit up-/down-counters
- Velocity capture with a timer

16-bit Timer

- 10 channels
 - 10 input capture channels
 - 10 output channels
- Timer operating modes:
 - Periodic timer mode
 - One-shot mode
 - PWM mode
 - Capture mode
- 10-bit prescaler

WDT

- 32-bit down-count timer
- Reset and periodic interrupts
- Eight different prescalers

FRT

- Two 32-bit Free-Run Timers

MPWM

- Two MPWM generators
- Generating different waveforms through six channels with high- and low-signals of U, V, and W phases
- 16-bit up-/down-counters
- Six ADC trigger sources

Serial Interfaces

- UART
 - Six 16450 asynchronous serial communication ports
- SPI
 - Three synchronous serial communication ports
- I2C
 - Two communication ports

Random Number Generator (RNG)

- Generation of 32-bit random-number
- Programmable RNG seed

AES-128

- One AES channel
- Compatible with direct memory access (DMA)
- FIFO configurable input/output
- Input/output inversion support

CRC Calculation Unit

- CRC operating modes:
 - CRC-32 (0x04C1_1DB7)
 - CRC-16-IBM (0x8005)
 - CRC-8 (0x07)
 - CRC-7 (0x09)
- Support for byte reversal of input/output data
- Compatible with DMA

Development Support

- Serial Wire Debug (SWD), JTAG interfaces

Package

- 120-LQFP-1616 (0.5 mm pitch)
- 100-LQFP-1414 (0.5 mm pitch)
- 64-LQFP-1010 (0.5 mm pitch)

Operating Voltage

- 2.7 V to 5.5 V

Operating Temperature

- Commercial grade (−40°C to + 85°C)

Applications

Inverter motor controller

Pump, Fan motor controller

Home Appliances (HA) display controller

Product Selection Table

Table 1. Device Summary

Part Number	Code Flash	Data Flash	SRAM	SPI	UART	I2C	MPWM	ADC	I/O Ports	Package
A34M418YL	512 KB	32 KB	64 KB	3	6	2	2	24	107	120-LQFP
A34M418VL	512 KB	32 KB	64 KB	2	6	2	2	24	89	100-LQFP
A34M418RL*	512 KB	32 KB	64 KB	1	3	1	2	16	51	64-LQFP
A34M416VL*	256 KB	32 KB	64 KB	2	6	2	2	24	89	100-LQFP
A34M416RL*	256 KB	32 KB	64 KB	1	3	1	2	16	51	64-LQFP
A34M414VL*	128 KB	32 KB	32 KB	2	6	2	2	24	89	100-LQFP
A34M414RL*	128 KB	32 KB	32 KB	1	3	1	2	16	51	64-LQFP

* For available options or further information on the devices with “*” marks, please contact the [ABOV sales office](#).

Contents

Features	1
Applications	3
Product Selection Table	3
1. Descriptions	9
1.1 Product Category Definition	9
1.2 Availability of Peripherals	10
1.3 Block Diagram	19
1.4 Functional Overview	20
1.4.1 Cortex-M4F Core	20
1.4.2 Floating Point Unit (FPU)	20
1.4.3 Embedded SRAM	20
1.4.4 Boot Configuration	21
1.4.5 Power Supply	22
1.4.6 Operation Mode	23
1.4.6.1 Transition of Operation Mode	23
1.4.6.2 RUN Mode	23
1.4.6.3 SLEEP Mode	23
1.4.6.4 DEEP-SLEEP (STOP1, STOP2) Mode	23
1.4.6.5 Reset Mode	24
1.4.7 Clocks and Startup	25
1.4.7.1 HCLK Clock	25
1.4.7.2 PCLK Clock	25
1.4.7.3 Clock Configuration Procedure	25
1.4.8 Interrupts and Events	26
1.4.8.1 Nested Vectored-Interrupt Controller (NVIC)	26
1.4.8.2 Extended Interrupt (EXTI)	26
1.4.9 General-Purpose Input/Output (GPIO)	27
1.4.9.1 PCU Module	27
1.4.9.2 GPIO Module	27
1.4.10 Embedded Flash Memory	28
1.4.11 Direct Memory Access Controller (DMAC)	28
1.4.12 Timers	29
1.4.12.1 16-bit Timer	29
1.4.12.2 Free-Run Timers (FRT)	29
1.4.12.3 Watchdog Timer (WDT)	29
1.4.12.4 SysTick Timer	30
1.4.13 Universal Asynchronous Receiver/Transmitter (UART)	31
1.4.14 Serial Peripheral Interface (SPI)	31
1.4.15 Inter-Integrated Circuit (I2C) Interface	32
1.4.16 Motor Pulse-Width-Modulation (MPWM)	32
1.4.17 Quadrature Encoder Interface (QEI)	33
1.4.18 Analog-to-Digital Converter (ADC)	33
1.4.19 Programmable Gain Amplifier (PGA)	34
1.4.20 Comparator (CMP)	34
1.4.21 Advanced Encryption Standard (AES-128)	35
1.4.22 Random Number Generator (RNG)	35
1.4.23 Cyclic Redundancy Check Calculation Module (CRC)	35

1.5	Development Tools.....	36
1.5.1	Compiler	36
1.5.2	Debugger	36
1.5.3	Programmer.....	37
1.5.3.1	E-PGM+ and E-PGM Serial	37
1.5.3.2	Gang Programmer	37
1.5.3.3	SWD Mode and E-PGM+ Connections.....	37
2.	Pinouts and Pin Descriptions	38
2.1	Pinouts	38
2.1.1	A34M418YL (120-LQFP).....	38
2.1.2	A34M418VL/A34M416VL/A34M414VL (100-LQFP)	39
2.1.3	A34M418RL/A34M416RL/A34M414RL (64-LQFP)	40
2.2	Pin Description	41
2.3	Alternate Function pins	49
3.	Electrical Characteristics.....	52
3.1	Parameter Conditions	52
3.1.1	Minimum and Maximum Values.....	52
3.1.2	Typical Values	52
3.1.3	Typical Curves	52
3.1.4	Pin Input Voltage	52
3.1.5	Power Supply Scheme	53
3.1.6	Current Consumption Measurement	54
3.2	Absolute Maximum Ratings	55
3.3	Operating Condition	56
3.3.1	General Operating Condition.....	56
3.3.2	Power-On Reset Characteristics	56
3.3.3	Operating Condition at Power-Up and Power-Down.....	56
3.3.4	Embedded Reset and Power Control Block Characteristics (LVR, LVI).....	57
3.3.5	Embedded Voltage Reference	59
3.3.6	Supply Current Characteristics.....	60
3.3.6.1	Supply Current Consumption.....	60
3.3.6.2	I/O System Current Consumption	60
3.3.6.3	I/O Static Current Consumption	61
3.3.6.4	I/O Dynamic Current Consumption	61
3.3.7	External Clock Source Characteristics	62
3.3.7.1	High-Speed External Clock Generated From Crystal and Ceramic Resonator	62
3.3.7.2	Low-Speed External Clock Generated From Crystal Resonator	65
3.3.8	Internal Clock Source Characteristics	67
3.3.8.1	High-Speed Internal (HSI) RC Oscillator	67
3.3.8.2	Low-Speed Internal (LSI) 500 kHz RC Oscillator	67
3.3.9	PLL Characteristics.....	68
3.3.10	Flash Memory Characteristics	68
3.3.11	I/O Port Characteristics	69
3.3.11.1	General Input/Output Characteristics.....	70
3.3.11.2	Output Driving Current	71
3.3.11.3	Output Voltage Levels.....	71
3.3.12	Analog-to-Digital Converter Characteristics	72
3.3.12.1	General PCB Design Guidelines.....	72
3.3.13	Comparator Characteristics.....	73

3.3.14	Programmable Gain Amplifiers Characteristics.....	74
3.3.15	Communication Interfaces Characteristics.....	76
3.3.15.1	I2C Interface Characteristics.....	76
3.3.15.2	SPI Interface Characteristics	77
4.	Package Information	78
4.1	120-LQFP Package Information.....	78
4.2	100-LQFP Package Information.....	79
4.3	64-LQFP Package Information.....	80
5.	Ordering Information	81
	Glossary	82
	Revision History	83

List of Tables

Table 1. Device Summary	3
Table 2. A34M41x Series Memory Density	9
Table 3. A34M41x Series Features and Peripherals.....	10
Table 4. Summary of A34M41x Peripherals.....	18
Table 5. Boot Mode Pin List	21
Table 6. Power Supply	22
Table 7. Features of I2Cn (n = 0, 1)	32
Table 8. Legend and Abbreviations Used in Pin Description	41
Table 9. Pin Description	42
Table 10. GPIO Alternate Function ⁽¹⁾	49
Table 11. Voltage Characteristics.....	55
Table 12. Current Characteristics.....	55
Table 13. Thermal Characteristics.....	55
Table 14. General Operating Condition.....	56
Table 15. POR Electrical Characteristics	56
Table 16. Operating Condition at Power-Up and Power-Down.....	56
Table 17. Low-Voltage Reset Characteristics	57
Table 18. Low-Voltage Indicator Characteristics	58
Table 19. Embedded Internal Voltage Reference ⁽¹⁾	59
Table 20. Supply Current Characteristics.....	60
Table 21. HSE Oscillator Characteristics ⁽¹⁾	62
Table 22. LSE Oscillator Characteristics ⁽¹⁾ (f _{LSE} = 32.768 kHz).....	65
Table 23. HSI Oscillator Characteristics ⁽¹⁾	67
Table 24. LSI Oscillator Characteristics	67
Table 25. PLL Characteristics ⁽¹⁾	68
Table 26. Code Flash Memory Characteristics	68
Table 27. Data Flash Memory Characteristics	68
Table 28. DC Electrical Characteristics	69
Table 29. I/O Static Characteristics	70
Table 30. Output Voltage Characteristics ⁽¹⁾	71
Table 31. ADC Electrical Characteristics.....	72
Table 32. Comparator Characteristics ⁽¹⁾⁽³⁾	73
Table 33. PGA Characteristics	74
Table 34. I2C Characteristics	76
Table 35. SPI Characteristics	77

List of Figures

Figure 1. A34M41x Block Diagram	19
Figure 2. A-Link and Pin Description	36
Figure 3. Connection between A34M41x and E-PGM+ Using SWD Interface	37
Figure 4. 120-LQFP Pinouts	38
Figure 5. 100-LQFP Pinouts	39
Figure 6. 64-LQFP Pinouts	40
Figure 7. Pin Input Voltage	52
Figure 8. Power Supply Scheme	53
Figure 9. Current Consumption Measurement	54
Figure 10. V_{CORE} Voltage and Temperature Characteristics (-40°C to $+85^{\circ}\text{C}$)	59
Figure 11. V_{REFINT} Voltage and Temperature Characteristics (-40°C to $+85^{\circ}\text{C}$)	59
Figure 12. Crystal/Ceramic Oscillator	63
Figure 13. External Clock	63
Figure 14. Clock Timing Measurement at XIN	63
Figure 15. Typical Application with 8 MHz Crystal Oscillator	64
Figure 16. Crystal Oscillator	66
Figure 17. Clock Timing Measurement at SXIN	66
Figure 18. Typical Application with 32.768 kHz Crystal	66
Figure 19. I/O Input Characteristics	70
Figure 20. PGA Noise Density (eN) @ 25°C	75
Figure 21. Package Dimension (120-LQFP)	78
Figure 22. Package Dimension (100-LQFP)	79
Figure 23. Package Dimension (64-LQFP)	80
Figure 24. A34M41x Series Device Ordering Information	81

1. Descriptions

The A34M41x series is a 32-bit high-performance microcontroller with up to 512 KB of Flash memory. It is a powerful microcontroller that provides effective solutions to various electrical appliances that require low power consumption and high performance (Arm Cortex-M4 with FPU core).

The A34M41x series is a 32-bit microcontroller based on the high-performance Arm Cortex-M4F core. It has up to 512 KB of Code Flash memory, 32 KB of Data Flash memory, and 64 KB of SRAM. It is well-suited for a wide range of home appliances, such as refrigerators, washing machines, dryers, dishwashers, water purifiers, and blenders. It is also suitable for controlling inverter motors where high performance is critical.

1.1 Product Category Definition

Table 2 provides an overview of the memory capacity for available devices in the A34M41x series.

This document provides an overview of the features supported by each device, including high-level information and brief explanations for each feature. Refer to Table 3 for the list of features supported by each product category.

Table 2. A34M41x Series Memory Density

Memory Density		Category
Flash	RAM	
512 KB	64 KB	A34M418
256 KB	64 KB	A34M416
128 KB	32 KB	A34M414

1.2 Availability of Peripherals

Table 3 summarizes and lists product-specific features available in the A34M41x series, considering the largest package.

Table 3. A34M41x Series Features and Peripherals

Peripherals		Description
Core	CPU	• Maximum operating frequency: 120 MHz • 32-bit Arm Cortex-M4F CPU - 32-bit Thumb®-2 instruction set • Register settings in CPU: - General-purpose registers specified - Main stack pointer (MSP) and process stack pointer (PSP): R13 - Link register (LR): R14 - Program counter (PC): R15 • Data ordering format: Little-Endian • Harvard Architecture • AHB/APB
	Interrupt	• NVIC (Nested-Vectored Interrupt Controller) • Up to 59 peripheral interrupts supported • Assignable with 16 different priority levels
	FPU	• Rendered by extending and transforming the ARMv7 floating-point arithmetic functionality • Compliant with the ANSI/IEEE 754 standard • Capable of binary floating-point arithmetic and computation

Table 3. A34M41x Series Features and Peripherals (continued)

Peripherals		Description
Memory	Code Flash	- Capacity: - A34M418: 512 KB Code Flash memory - A34M416: 256 KB Code Flash memory - A34M414: 128 KB Code Flash memory - A high-capacity Code Flash memory built-in - Max 28 MHz Flash access speed 512 bytes, 1 KB, and 4 KB erases - Bulk (chip) erase - Read protection - Self-programming - CRC code generation and verification for the Flash memory - Endurance: 10,000 cycles - Lifetime: 10 years
	Data Flash	- Capacity: 32 KB - Max 28 MHz access speed 512 bytes, 1 KB, and 4 KB erases - CRC code generation and verification for the Flash memory - Endurance: 100,000 cycles - Lifetime: 10 years
	BootROM	- Executes the processor's boot mode when receiving an input at the nBOOT pin from an external circuit - SPI and UART boot modes - In-system programming - A user can program data into the internal Flash memory by setting an application board.
	SRAM	- Capacity: 64 KB/32 KB - Usable as a program's work area - High-speed execution enables the execution of time-critical codes - Part of the SRAM can be remapped into an interrupt vector area

Table 3. A34M41x Series Features and Peripherals (continued)

Peripherals		Description
System Control Unit (SCU)	Clock	• High-speed internal oscillator (HSI) • 32 MHz - $\pm 1.2\%$ @ 25°C - $\pm 3.0\%$ @ 0°C to +85°C - $\pm 10.0\%$ @ -40°C to 0°C • Low-speed internal oscillator (LSI) - 500 kHz ($\pm 20\%$ at -40°C to +85°C) • External main oscillator (HSE): 4 MHz to 16 MHz • External sub-oscillator (LSE): 32.768 kHz • Phase-locked loop (PLL) frequency generator generates a high-speed clock (up to 120 MHz)
	Clock Monitoring	• System Fail-Safe function by Clock Monitoring • External main oscillator (HSE) • External sub oscillator (LSE) • Main system clock (MCLK)
	Operating Mode	• Run mode • Sleep mode • Deep-sleep (Stop1, Stop2) mode
	Reset	• nRESET pin reset • Core reset • Software reset • POR (Power-On Reset) • LVR (Low-Voltage Reset) • WDTR (Watchdog Timer Reset) • Reset due to clock oscillating error
	VDC	• Low-dropout (LDO) regulator built in for low-voltage operation
	POR	• The POR generator detects an internal 1.2 V voltage and generates a reset signal.
	LVI	• 16 low-voltage detection levels • Supports LVD interrupt • Supports wake-up from SLEEP mode

Table 3. A34M41x Series Features and Peripherals (continued)

Peripherals		Description
System Control Unit (SCU)	Wake-up	• Wake-up by general-purpose input/output (GPIO) pins • Wake-up by Free-Run Timer (FRT) • Wake-up by Watchdog Timer (WDT) • Wake-up by low-voltage indicator (LVI)
General-Purpose I/O (GPIO)		• Input/output (I/O) port for general purposes • 120-LQFP - I/O pins: 107 • 100-LQFP - I/O pins: 89 • 64-LQFP - I/O pins: 51 • Each pin can be set for one of the following modes: - Push-pull output - Open drain output - Input • The use of each pin can be set by setting the multiplexer • Each pin can be configured as an external interrupt source, either the high-level/low-level interrupt or the rising-edge/falling-edge interrupt • Pull-up or pull-down resistors and debouncing can be set for each pin. • Drive strength can be adjusted for each port pin • Each pin bit can be individually set/reset • Wake-up events triggered by external asynchronous inputs
Direct Memory Access Controller (DMA)		• 16-ch direct memory access (DMA) support peripherals • 8-bit/16-bit/32-bit data transfers • Compatible with 24 different types of peripherals - SPIn (SPI0, SPI1, SPI2) - UARTn (UART0, UART1, UART2, UART3, UART4, UART5) - CRC - ADC (ADC0, ADC1, ADC2) • AES-128

Table 3. A34M41x Series Features and Peripherals (continued)

Peripherals		Description
TIMER	16-bit Timer	• General-purpose 16-bit up-count timer • 10 channels - Timer n capture port (TnIO) input channels - Timer n output port (TnIO) output channels • Timer operating modes - Periodic timer mode - One-shot mode - PWM mode - Capture mode • Interrupt events - Timer/counter-match interrupt - Timer overflow interrupt • Input clock selection - Clocks are freely selectable through the miscellaneous clock control registers (SCU_MCCRx) - External clocks are selectable • Timer signals can be generated through TnIO pins • 10-bit prescaler
	WDT	• 32-bit down-count timer • Reset and periodic interrupts • Clocks are freely selectable through the miscellaneous clock control registers (SCU_MCCRx) • Eight different prescalers are selectable
	FRT	• Two 32-bit Free-Run Timer - Capable of calculating the internal system time - 32-bit up-count timer • Interrupt events - Period interrupt - Overflow interrupt

Table 3. A34M41x Series Features and Peripherals (continued)

Peripherals		Description
Serial Interface	UART	• Six 16450 asynchronous serial communication ports • Configurable standard asynchronous communication bits (start, stop, and parity) • Flexible communication available through programming - 5- to 8-bit data transfers - Even/Odd/Non-parity generation and checking - 1-bit, 1.5-bit, or 2-bit stop bit generation and checking • 8-bit fraction controller and 16-bit baud rate generator
	SPI	• Three synchronous serial communication port channels • Master/slave operation • Loop-back mode • Programmable and flexible communication • 8-bit/9-bit/16-bit/17-bit data transmit/receive - SPI clock speed - Both least significant bit (LSB)-first and most significant bit (MSB)-first modes available - The SPI0 channel is used when boot mode is entered
	I2C	• Standard I2C communication protocol • Two channels supported • Master and slave modes supported for each channel • 7-bit addressing supported for slave mode • SCL signal's high/low periods and SDA signal's hold time settable
Motor Pulse-Width Modulation	MPWM	• Two MPWM generators • Six channels (high and low signals of phases U, V, and W) generate different waveforms. • 16-bit up/down counters • Six ADC trigger sources • Interrupt events - Bottom interrupts - Top (period) interrupts - Interval interrupt mode

Table 3. A34M41x Series Features and Peripherals (continued)

Peripherals		Description
Motor Pulse-Width Modulation	MPWM	• Falling/rising dead time applicable • A special operating mode: - Phases U, V, and W are independently controlled - Different carrier counters running for phases U, V, and W - Different duties and periods configurable for phases U, V, and W - Different interrupts used for phases U, V, and W • Capture functionality • Protection and over-voltage detection supported
Quadrature Encoder Interface	QEI	• Two QEI channels • Three input pins for two-phase signals and an index pulse • Programmable noise input filters • Displays counter pulses and counter direction. • 32-bit up/down counters • Velocity capture using a timer
12-bit A/D Converter	ADC	• Three independent ADC blocks • 24 analog input channels • A number of operating modes: - Single conversion - Sequence conversion - Burst conversion - Multiple conversion • Up to eight sequential conversions supported • Software triggers supported • Three internal trigger sources (MPWM and timers) supported • Sample time and hold time are adjustable
Programmable Gain AMP	PGA	• Three individually operable PGA channels • Usable in conjunction with ADC

Table 3. A34M41x Series Features and Peripherals (continued)

Peripherals		Description
Comparator	CMP	• Equipped with Comparator 0 and 1, each of which has three input sources • Equipped with Comparator 2 and 3, each of which has one input source • Signals from the PGA can be fed to the comparator
Advanced Encryption Standard	AES-128	• One AES channel • Compatible with direct memory access (DMA) • Input/output FIFO configurable • Input/output inversion supported
Random Number Generator	RNG	• Random-number generator • Interrupt events • Generator ready interrupt • Error interrupt
Cyclic Redundancy Check	CRC	• CRC operating modes: - CRC-32 (0x04C1_1DB7) - CRC-16-IBM (0x8005) - CRC-8 (0x07) - CRC-7 (0x09) • Input/output data reversion supported • Compatible with DMA
Operating Voltage		• 2.7 V to 5.5 V
Operating temperature		• Commercial grade (–40°C to +85°C)
Package		• Three types of package options - 120-pin LQFP - 100-pin LQFP - 64-pin LQFP


Table 4. Summary of A34M41x Peripherals

Peripheral		A34M41xYL	A34M41xVL	A34M41xRL
Code Flash Memory		512 KB/256 KB/128 KB		
Data Flash Memory		32 KB		
SRAM		64 KB / 32 KB		
Timers	MPWM	2 (16-bit)		
	General purpose	10 (16-bit)		
	SysTick Timer	1		
	Watchdog Timer	1		
	Free-Run Timer	2		
Communication Interfaces	SPI	3	2	1
	I2C	2	2	1
	UART	6	6	3
RNG		1		
DMA (Direct Memory Access)		16		
AES-128		1		
GPIO		107	89	51
ADCs		1.5 Msps		
Number of channels		24	24	16
Comparator		4	4	2
PGA (Programmable Gain AMP)		3		
QEI		2		
CRC		1		
Operating Frequency		Max. 120 MHz		
Operating Voltage		2.7 V to 5.5 V		
Operating Temperature		Ambient operating temperature: -40°C to +85°C		
Packages		120-LQFP	100-LQFP	64-LQFP

1.3 Block Diagram

Figure 1 shows the block diagram of the A34M41x series.

Figure 1. A34M41x Block Diagram



1.4 Functional Overview

The following sections provide overviews of the features of the A34M41x series microcontroller.

1.4.1 Cortex-M4F Core

The Arm® Cortex®-M4F has the same functions as the Cortex-M4 and includes floating point arithmetic functionality. The two processors are intended for deeply embedded applications that require fast interrupt response features.

Refer to the technical reference manual “ARM ID061113” for detailed information of Cortex-M4F.

1.4.2 Floating Point Unit (FPU)

Cortex-M4 FPU is an implementation of the single precision variant of the ARMv7-M Floating-Point Extension (FPv4-SP). It provides floating-point computation functionality that is compliant with the ANSI/IEEE Std 754-2008, IEEE Standard for Binary Floating-Point Arithmetic, referred to as the IEEE 754 standard. The FPU supports all single-precision data-processing instructions and data types described in the ARMv7-M Architecture Reference Manual.

1.4.3 Embedded SRAM

The A34M41x series has a block of zero-wait on-chip SRAM. The SRAM is 64 KB, and its base address is 0x2000_0000.

The SRAM memory area is commonly utilized for storing data and as a stack memory. It can also be utilized for storing program code for faster execution or during Flash erase/programming operations.

1.4.4 Boot Configuration

The A34M41x series offers one boot mode for programming the internal Flash memory. The boot mode can be entered by setting the nBOOT pin to 'L' during the system reset process (the normal state is 'H').

Boot mode supports both UART boot and SPI boot:

- UART boot uses TXD0 and RXD0 ports.
- SPI boot uses MOSI0, MISO0, SCK0, and SS0 ports.

Pins for the boot mode are listed in Table 5.

Table 5. Boot Mode Pin List

Block	Pin Name	Pin Direction	Description
SYSTEM	nRESET/PC10	Input	Reset input signal
	nBOOT/PC11	Input	Boot mode setting pin
UART0	RXD0/PC14	Input	UART boot receive data
	TXD0/PC15	Output	UART boot transmit data
SPI0	SS0/PA12	Input	SPI boot slave select
	SCK0/PA13	Input	SPI boot clock input
	MOSI0/PA14	Input	SPI boot data input
	MISO0/PA15	Output	SPI boot data output

1.4.5 Power Supply

The device requires a 2.7 V to 5.5 V operating voltage supply (VDD) and analog peripherals are supplied through the independent power domain AVDD.

Table 6. Power Supply

Parameter	Symbol	Min	Max	Unit
Supply Voltage	V _{DD}	2.7	5.5	V
	AV _{DD} (Analog V _{DD})	2.7	5.5	V

During a power-up process, a reset plays an important role and affects the entire process of system booting. The A34M41x series has two power-related reset options as described below:

- POR_RST (Power-On Reset) that controls the voltage less than 1.2 V.
- LVD_RST (Low-Voltage Detect Reset) that controls the voltage less than 2.21 V (default).

If the power level is higher than the POR and below the Flash operating voltage (Min. 1.35 V), the Code Read operation may malfunction. To prevent this abnormal Code Read operation, the LVD_RST generates the SYSRESETn internal signal and enters the microcontroller into reset mode to prevent the abnormal operation. The minimum level that can be set by the LVR is 1.6 V, which satisfies the Flash memory's minimum operating voltage.

1.4.6 Operation Mode

1.4.6.1 Transition of Operation Mode

INIT mode is the initial state of the chip when a reset is asserted.

In RUN mode, the CPU operates at the maximum performance with the high-speed clock system.

SLEEP mode and DEEP-SLEEP mode can be used as a low power consumption mode. In the low power consumption mode, power is effectively managed to reduce power consumption by halting the processor core and any unused peripherals.

1.4.6.2 RUN Mode

In RUN mode, the CPU and peripheral hardware operate with a high-speed clock. If the INIT state is detected after a reset, the system will enter RUN mode.

1.4.6.3 SLEEP Mode

Once the microcontroller enters SLEEP mode, the CPU becomes inactive. By setting the SCU_PER and SCU_PCER registers, users can determine which peripherals are to be inactive in SLEEP mode.

1.4.6.4 DEEP-SLEEP (STOP1, STOP2) Mode

When the core goes into a stop state using the WFI instruction, the chip enters DEEP-SLEEP mode. DEEP-SLEEP mode is divided into DEEP-SLEEP (STOP 1) and DEEP-SLEEP (STOP 2) modes.

1.4.6.5 Reset Mode

The A34M41x series has two system reset options: a cold reset, which is effective during power up or down sequences, and a warm reset, which is triggered by multiple reset sources.

The reset features of the A34M41x series are as follows:

- Power-On reset (POR)
- Low-Voltage Detect Reset (LVR)
- nRESET pin reset
- Watchdog Timer (WDT) reset
- Software reset
- Clock oscillating error reset
- CPU request reset

1.4.7 Clocks and Startup

The A34M41x series has two main operating clocks: HCLK, which generates clock signals for CPU and AHB systems, and PCLK, which generates clock signals for peripheral systems.

1.4.7.1 HCLK Clock

The Cortex-M4F core requires two clocks: HCLK and FCLK. While the HCLK supplies the clock to both the CPU and AHB, the FCLK remains enabled unless the system enters DEEP-SLEEP mode. Conversely, during SLEEP mode, the HCLK can be disabled while the FCLK continues to function.

The buses and memories are clocked by the HCLK. As the bus clock frequency is limited to a maximum of 120 MHz, the HCLK frequency must not exceed 120 MHz.

1.4.7.2 PCLK Clock

The PCLK can be used as a clock source for any peripheral. The SCU_PCER registers determine whether the PCLK is enabled or disabled for each peripheral. If a peripheral block's PCLK input is not enabled, its registers cannot be read. Additionally, it is important to note that the PCLK stops operating in DEEP-SLEEP mode.

1.4.7.3 Clock Configuration Procedure

After the microcontroller is powered on, the LSI (500 kHz) operates as a system clock by default. The HSI (32 MHz) and the HSE can be configured by user controls with SCU_CSCR register (Clock source control register).

Before enabling the HSE block, the pin mux for XIN and XOUT must be configured. During this process, it is important to avoid affecting other bits of the PC_MR and PC_CR registers. After enabling the HSE block, it is necessary to wait for the crystal oscillation to be stabilized before proceeding.

The sub-oscillator, Low-Speed External (LSE, operating at 32.768 kHz) clock, can be enabled using the SCU_CSCR register (Clock Source Control Register). Similar to the HSE, the LSE must be enabled after configuring the pin mux for SXIN and SXOUT and allowing sufficient time for the oscillation to be stabilized.

1.4.8 Interrupts and Events

1.4.8.1 Nested Vectored-Interrupt Controller (NVIC)

The A34M41x series includes up to 59 maskable interrupt channels that manage sixteen priority levels and the Nested Vector Interrupt Controller (NVIC) that controls 16 interrupt lines of the Cortex®-M4.

The NVIC has the following advantages:

- The NVIC enables interrupt processing while reducing interrupt latency.
- Interrupt Vector Table (IVT) address delivered directly to the core.
- The fast interrupt processing capability
- Higher priority interrupts are completed before lower priority interrupts, although they are generated later than the lower priority interrupts.
- Tail Chaining
- Automatic saving of processor state
- Interrupt restoring without instructional overhead at the end of the interrupt

The NVIC hardware block provides flexible and efficient interrupt management with minimal interrupt latency.

1.4.8.2 Extended Interrupt (EXTI)

The Extended Interrupt feature enables the system to generate event requests or wake up from STOP mode. Each external line can be configured independently to detect trigger events such as rising or falling edges, or both edges, as well as level events such as Low or High.

1.4.9 General-Purpose Input/Output (GPIO)

1.4.9.1 PCU Module

The A34M41x series has a Port Control Unit (PCU) module that controls the external input and output (I/O) ports. By setting the PCU registers, users can configure the pins' uses, input/output direction, pull-up/pull-down, and debouncing for their applications as needed.

1.4.9.2 GPIO Module

Pins except the VDD, GND, and certain specific-purpose pins can be used as General-Purpose Input/Output (GPIO) pins.

The GPIO module controls the general I/O ports. By configuring the corresponding bits of the GPIO control register, output pins can be set to generate high- or low-level signals, while logic input pins can be monitored for their input status in the control registers.

1.4.10 Embedded Flash Memory

The Flash memory controller is an interface controller for embedded Flash memory. It manages data stored on the Flash memory and communicates with other electronic devices.

The Flash memory of the A34M41x series has several key features as listed below:

- Code Flash memory for 128 KB, 256 KB, and 512 KB with write protection bits
- Erase unit
 - Page (512 bytes)
 - Sector (1 KB, 4 KB)
 - Bulk (Up to 512 KB, chip)
- Program unit: Word (4 bytes)
- Zero wait (less than 28 MHz), 1- to 15-wait, and cache (Flash acceleration) access
- Read protection for code and Data Flash memories
- Data and instruction caches for Code Flash memory
- Built-in 16-bit CRC for Code Flash and Data Flash memories

1.4.11 Direct Memory Access Controller (DMAC)

The Direct Memory Access (DMA) controller is used for high-speed data transfers between peripherals and memories. The DMA allows quick data transfers by copying or moving data between memory locations or between memory and peripherals, without involving the core.

- 16 channels
- 8-/16-/32-bit data transfers
- Multiple buffers with the same size
- DMA transfers are triggered by peripheral interrupts

1.4.12 Timers

1.4.12.1 16-bit Timer

A34M41x series has a TIMER module configured with 10 units. This 16-bit Timer supports four operating modes: Periodic Mode, PWM Mode, One-Shot Mode, and Capture Mode.

Users can use a divided PCLK or an external clock as a clock source for the 16-bit Timer. An internal 10-bit prescaler allows to generate a variety of timer base clocks.

Interrupts can be triggered at regular intervals when the timer is used in Periodic Mode. Users can set the period and duty to form a PWM signal that is used in PWM Mode.

In One-shot Mode, the timer can generate one PWM waveform. The Capture Mode allows measuring the pulse intervals of an external input signal based on the predefined conditions. In addition, this timer can transmit signals to control other devices and is primarily used as a periodic tick timer or as a wake-up source.

1.4.12.2 Free-Run Timers (FRT)

The A34M41x series has two built-in Free-Run Timers (FRT) that are 32-bit up-count timers. The FRT can run with an overflow interrupt or a match interrupt according to their register setting and can remain active in DEEP-SLEEP (STOP 1) mode.

1.4.12.3 Watchdog Timer (WDT)

The Watchdog Timer (WDT) is used to detect errors in the microcontroller caused by external interference or unexpected logical conditions. These errors cause the application program to deviate from its normal sequence. If the microcontroller loses control, the WDT will reset the microcontroller, allowing it to return to normal operation.

The A34M41x series' WDT is a 32-bit down counter. If the WDT is set as a reset source, the microcontroller restarts when the down counter reaches 0.

When it is not used to monitor the microcontroller, the WDT can be used as a cycle timer along with an interrupt.

1.4.12.4 SysTick Timer

Although the SysTick timer is primarily designed for real-time operating systems, it can also be utilized as a standard down counter.

The SysTick timer has the following features:

- 24-bit down-counter
- Automatic refreshing
- Maskable system interrupt generation when the counter reaches zero.
- Programmable clock source

1.4.13 Universal Asynchronous Receiver/Transmitter (UART)

The A34M41x series has a six-channel UART module. The built-in UART module allows users to specify settings for transmitting and receiving data and provides the ability to read the current status of the UART. By providing information about the current state of transmission and reception processes, including types and conditions, the UART module enables users to monitor for potential errors such as parity, overrun, framing, or break interrupts during data reception.

The UART module includes a programmable baud-rate generator for each channel, which generates an internal clock for its corresponding UART unit. This is achieved by dividing a prescaled clock using a baud-rate divisor that ranges from 1 to 65,535 and then dividing the result by 16.

Users can program interrupts that can control the UART communication.

Furthermore, the built-in DMA allows the UART module to transfer data directly to or from memory without involving the CPU, reducing CPU usage, and increasing the speed of data transfer.

1.4.14 Serial Peripheral Interface (SPI)

The A34M41x series has three built-in Serial Peripheral Interface (SPI) modules. The SPI modules are synchronized by clocks, and the specifications of the transfer clocks are adjustable.

The SPI module supports communications between one master and slaves. Slaves can be selected by the Slave Select (SS) signal.

The SPI module performs four-wire synchronous transfers via four signal terminals (SS, SCK, MOSI, and MISO). Its separate Transmit and Receive Buffers enable full-duplex communication, which can read and write data simultaneously.

Specifically, the SPI module of the A34M41x series can enhance the Port Drive Strength so that the SPI rate can be supported up to 12 MHz with the enhanced Port Drive Strength.

1.4.15 Inter-Integrated Circuit (I2C) Interface

The I2C (Inter-integrated Circuit) interface built in the A34M41x series satisfies the standard I2C communication protocol and is used for serial communication with internal and external devices via the I2C protocol.

Equipped with two units, it supports both master and slave modes and can transmit and receive data in bytes using interrupts or polling.

The A34M41x series' I2C operates in Standard mode (100 kHz) or Fast mode (400 kHz) and supports General Call.

It helps communicate with various peripherals that have the same bus type. To use the I2C, it is recommended to set the SCL and SDA pins to open-drain and then connect external pull-up resistors to render their output signals 'HIGH'.

Table 7. Features of I2Cn (n = 0, 1)

I2C Features	I2C0	I2C1
7-bit addressing mode	O	O
Standard-mode (up to 100 kbit/s)	O	O
Fast-mode (up to 400 kbit/s)	O	O
General call	O	O

1.4.16 Motor Pulse-Width-Modulation (MPWM)

The A34M41x series supports two Motor Pulse-Width-Modulation (MPWM) units. The MPWM in the A34M41x series operates a total of three PWM modes as shown below to support various applications:

- Motor PWM mode for motor control
- Normal PWM mode for a variety of PWM applications
- Individual PWM mode for specific applications such as IH cooker

The MPWM module of the A34M41x series provides a range of PWM control functionalities in both Motor and Normal PWM modes, including up to six channels' outputs, dead-time management, up to six ADC triggers, a variety of interrupt event generations under different conditions, and protection events.

In Individual PWM mode, unlike Motor and Normal PWM modes, the MPWM module operates separately for each phase, and controls up to three outputs individually.

1.4.17 Quadrature Encoder Interface (QEI)

The two-channel Quadrature Encoder Interface (QEI) interprets the two pulse signals output from an encoder. By counting the number of relative phase pulses between these two signals, the encoder's rotational position, direction, and velocity are tracked. Additionally, an index signal is used to reset the position counter.

The QEI module interprets the 2-bit code produced by a quadrature encoder wheel to integrate position over time and determine the direction of rotation. It can also capture the encoder wheel's velocity estimate.

The QEI module consists of a decoder logic interpreting the phase pulses (Ph-A and Ph-B signals) and up/down counters.

1.4.18 Analog-to-Digital Converter (ADC)

The A34M41x series features a 12-bit resolution Analog-to-Digital Converter (ADC) module. It consists of three independent controllable units and supports up to 24 different analog inputs.

The ADC module supports AD conversion of multiple channels in different modes, including single mode, sequential mode, multiple mode, inject mode, and burst mode. It also supports the sampling of voltage inputs from multiple channels at critical times, which is essential for various applications. This can be accomplished using the triggering functionality in conjunction with TIMER and MPWM.

Once the AD conversion is complete, the result is stored in 16-bit data registers with left alignment.

The ADC is mapped to the APB and capable of high-speed operation based on the internal clock source. In addition, it uses built-in DMA to reduce microcontroller core load while enabling fast data sampling.

The analog input monitoring and comparison capabilities of the ADC allow the applications to determine whether the input voltage is above or below the predefined level. In addition, the ADC has the ability to use the PGA's output signal as an input signal, which can be utilized for motor solutions.

1.4.19 Programmable Gain Amplifier (PGA)

A34M41x series embeds three Programmable Gain Amplifiers (PGA), each with one input and one output.

For the PGA inputs, three channels of external analog input signals to the ADC module can be inputs to the PGA module. The PGA outputs become analog inputs of the ADC module.

Each PGA unit can set the output driving current in 4 steps, and the gain can be between 1.2 and 4 times the analog input signal. A PGA bypass is available that outputs the input signal directly without gain.

The PGA of the A34M41x series features the following:

- Three PGA units are available.
- Each of the external analog input signals AN0, AN1, and AN2 can be an analog input of the PGA 0/1/2, respectively.
- Each output of the PGA 0/1/2 is connected to adc_ch1, adc_ch3, adc_ch5 the analog inputs of the ADC module, respectively.
- Four steps output driving current settings
- Programmable gain settings ranging from 1.2 times to 4 times the analog inputs
- Support for Follower Configuration mode (unity gain)
- 16 MHz bandwidth input signal
- Minimum 2.7 V to 5.5 V operating voltage range
- PGA input range: $A_{\text{GND}} \leq \text{AN}_x (x = 0 \text{ to } 2) \leq A_{\text{VDD}} \leq V_{\text{DD}}$

1.4.20 Comparator (CMP)

The A34M41x series has four comparators. Each comparator outputs the comparison results of two analog voltages via an I/O pin or generates interrupts.

The comparators of the A34M41x series have key features as listed below:

- Two built-in comparators, CMP 0/1, with three input sources (CpxA, CPxB, and CPxC, where $x = 0, 1$).
- Two built-in comparators, CMP 2/3, with one input source (CP2 and CP3 respectively).
- Control of the interrupt signal edges: either the falling or rising edge
- Noise filtering capability
- Two hysteresis voltages (5 mV and 20 mV) are available.

1.4.21 Advanced Encryption Standard (AES-128)

The A34M41x series has a built-in Advanced Encryption Standard-128 (AES-128) module that is used to encrypt or decrypt data.

The AES module supports DMA single transfer for the incoming and outgoing data through 32-bit AMBA APB (two DMA channels are required.)

As a slave peripheral on the AMBA APB, the AES module allows only single access of 32-bit word size. Writing other than 32-bit word size may corrupt the register content.

1.4.22 Random Number Generator (RNG)

The A34M41x series has a built-in Random Number Generator (RNG) that operates with an RNG clock, which users can select from the clock source.

The RNG generates a random number based on the set seed value. If the users read data before the random number generation is completed, an error interrupt is flagged to prevent the users from reading the false data.

1.4.23 Cyclic Redundancy Check Calculation Module (CRC)

A Cyclic Redundancy Check (CRC) module is used to get 32-bit, 16-bit, 8-bit, and 7-bit CRC codes from 8-bit or 32-bit data sizes. The user application can utilize CRC-based technologies to ensure the integrity of data transfers, storage, and Flash memories in compliance with functional safety standards.

Specifically, the CRC module of the A34M41x series supports DMA.

1.5 Development Tools

This chapter describes various development tools for the A34M41x. ABOV provides software tools, debuggers, and programmers to assist users in achieving the desired results for their target applications. ABOV supports the development of the ecosystem for our customers.

1.5.1 Compiler


Since the A34M41x series has the Arm's high-performance 32-bit Cortex-M4F core for its CPU, users can use all kinds of third party's standard compilers such as Keil and IAR C Compiler.

1.5.2 Debugger

A-Link, A-LinkPro, and A-Link2 can be used to emulate the A34M41x microcontroller using the SWD interface and have a two-wire interface to connect to the microcontroller on the user system. A-Link, A-LinkPro, and A-Link2 provide extensive debugging capabilities for the microcontroller, including the ability to read or write the value of the microcontroller's internal memory and I/O peripherals and control its internal debugging logic. A-Link, A-LinkPro, and A-Link2 are debug interfaces with third-party compilers, providing an excellent combination of debugging environments.

The figure below shows the pinout for programming with the A-Link, A-LinkPro, and A-Link2. For more detailed information about the A-Link, A-LinkPro, and A-Link2, please visit www.abovsemi.com and download related software and documents.

Figure 2. A-Link and Pin Description



1.5.3 Programmer

1.5.3.1 E-PGM+ and E-PGM Serial

E-PGM+ and E-PGM Serial are standalone programmers which allow users to program directly on the device.

- Supports for all ABOV microcontroller devices
- A dedicated tool for mass production
- 40-pin Textool DIP socket for single-chip programming (E-PGM+ only)
- 10-pin connector for ISP mode
- USB host interface
- HEX downloads and controls

1.5.3.2 Gang Programmer


E-Gang4 and E-Gang6 can program multiple devices simultaneously and operate in host-controlled and standalone modes without requiring a host computer connection. These programmers feature a USB interface for easy connection to a handler.

NOTE:

1. Refer to the "Tools & Support > Programmer" menu on the [ABOV website](#).

1.5.3.3 SWD Mode and E-PGM+ Connections

The connection between the A34M41x and E-PGM+ using the SWD interface is illustrated in Figure 3.



2. Pinouts and Pin Descriptions


In this chapter, pinouts and pin descriptions of the A34M41x series are described.

2.1 Pinouts

Figure 4, Figure 5, and Figure 6 show the top views of the packages.


2.1.1 A34M418YL (120-LQFP)


Figure 4. 120-LQFP Pinouts



2.1.2 A34M418VL/A34M416VL/A34M414VL (100-LQFP)

Figure 5. 100-LQFP Pinouts



2.1.3 A34M418RL/A34M416RL/A34M414RL (64-LQFP)**Figure 6. 64-LQFP Pinouts**

2.2 Pin Description

Table 8. Legend and Abbreviations Used in Pin Description

Name	Abbreviation	Definition
Pin Name		- Pin name is always the same. - Users can set a function on the pin using the alternate function.
Notes		- I = Input, O = Output, U = Pull-up, D = Pull-down, S = Schmitt-Trigger Input Type, C = CMOS Input Type, A = Analog, P = Power - After a reset, all the pins are configured to function defined by their initial values. The initial value of the pin depends on the package type. This configuration is in compliance with the 120-pin standard. - nBOOT, nRESET, PC1 (SWDIO), PC0 (SWCLK), PC3 and PC4 are the default pull-up pins. - Do not configure unused pins as floating inputs. (low output is recommended). - After a reset, the internal pull-up for the boot pin is enabled. - After a reset, the internal pull-up for the serial wire clock (SWCLK) and the serial wire data I/O (SWDIO) is enabled. - The SWCLK and SWDIO pins should not be switched to other functions while they are being used. - PC7, PC8, PD4, PD5, PE3, PE4, PE11, PE12 pins are open-drain ports. - When the PC12 (XIN), PC13 (XOUT), PD1 (SXOUT), and PD0 (SXIN) pins are configured for a function other than a clock, and if the clock is enabled by software, the other functions may not operate normally.
Pin Function	Alternate Functions	Functions selected through Pn_MR1/2 (PORT n MUX1/2 select register) registers

The pin configuration information in Table 9 contains two pairs of power/ground and other dedicated pins. These multi-function pins have up to five selections of functions, including GPIO. Configuration, including pin ordering, can be changed without notice.

Table 9. Pin Description

Pin No.			Pin Name	Type	Description	Remark
120-pin	100-pin	64-pin				
1	1	1	GND	P	Ground	
2	2	-	PD2	IOUS	Port D bit 2 input/output	
			MOSI1	IO	SPI channel 1 MOSI (Master out/Slave in) signal	
3	3	-	PD3	IOUS	Port D bit 3 input/output	
			MISO1	IO	SPI channel 1 MISO (Master in/Slave out) signal	
4	-	-	PG0	IOUS	Port G bit 0 input/output	
			SS2	IO	SPI channel 2 select signal input/output	
5	-	-	PG1	IOUS	Port G bit 1 input/output	
			SCK2	IO	SPI channel 2 clock signal input/output	
6	-	-	PG2	IOUS	Port G bit 2 input/output	
			MOSI2	IO	SPI channel 2 MOSI (Master out/Slave in) signal	
7	-	-	PG3	IOUS	Port G bit 3 input/output	
			MISO2	IO	SPI channel 2 MISO (Master in/Slave out) signal	
8	-	-	PG4	IOUS	Port G bit 4 input/output	
9	4	-	PE0	IOUS	Port E bit 0 input/output	
10	5	-	PE1	IOUS	Port E bit 1 input/output	
			AN20 ⁽²⁾	IA	Analog input 20	
			CP2 ⁽²⁾	IA	Comparator input 2	
11	6	-	PE2	IOUS	Port E bit 2 input/output	
			AN21 ⁽²⁾	IA	Analog input 21	
			CREF2 ⁽²⁾	IA	Comparator reference input 2	
12	7	-	PF2	IOUS	Port F bit 2 input/output	
			AN22 ⁽²⁾	IA	Analog input 22	
			CP3 ⁽²⁾	IA	Comparator input 3	
13	8	-	PF3	IOUS	Port F bit 3 input/output	
			AN23 ⁽²⁾	IA	Analog input 23	
			CREF3 ⁽²⁾	IA	Comparator reference input 3	
14	9	2	PA0	IOUS	Port A bit 0 input/output	
			AN0 ⁽²⁾	IA	Analog input 0	
15	10	3	PA1	IOUS	Port A bit 1 input/output	
			AN1 ⁽²⁾	IA	Analog input 1	
16	11	4	PA2	IOUS	Port A bit 2 input/output	
			AN2 ⁽²⁾	IA	Analog input 2	
17	12	5	PA3	IOUS	Port A bit 3 input/output	
			AN3 ⁽²⁾	IA	Analog input 3	
18	13	6	PA4	IOUS	Port A bit 4 input/output	
			AN4 ⁽²⁾	IA	Analog input 4	
			T0IO	IO	Timer 0 input/output	
			CP0A ⁽²⁾	IA	Comparator input 0A	

Table 9. Pin Description (continued)

Pin No.			Pin Name	Type ⁽¹⁾	Description	Remark
120-pin	100-pin	64-pin				
19	14	7	PA5	IOUS	Port A bit 5 input/output	
			AN5 ⁽²⁾	IA	Analog input 5	
			T1IO	IO	Timer 1 input/output	
			CP0B ⁽²⁾	IA	Comparator input 0B	
			CAPEU	Input	Individual PWM capture U phase	
20	15	8	PA6	IOUS	Port A bit 6 input/output	
			AN6 ⁽²⁾	IA	Analog input 6	
			T2IO	IO	Timer 2 input/output	
			CP0C ⁽²⁾	IA	Comparator input 0C	
			CAPEV	Input	Individual PWM capture V phase	
21	16	9	PA7	IOUS	Port A bit 7 input/output	
			AN7 ⁽²⁾	IA	Analog input 7	
			T3IO	IO	Timer 3 input/output	
			CREF0 ⁽²⁾	IA	Comparator reference input 0	
			CAPEW	Input	Individual PWM capture W phase	
22	17	10	AGND	P	Analog Ground	
23	18	11	AVDD	P	Analog VDD	
24	19	12	PA8	IOUS	Port A bit 8 input/output	
			AN8 ⁽²⁾	IA	Analog input 8	
			CP1A ⁽²⁾	IA	Comparator input 1A	
25	20	13	PA9	IOUS	Port A bit 9 input/output	
			AN9 ⁽²⁾	IA	Analog input 9	
			CP1B ⁽²⁾	IA	Comparator input 1B	
26	21	14	PA10	IOUS	Port A bit 10 input/output	
			AN10 ⁽²⁾	IA	Analog input 10	
			RXD1	Input	UART channel 1 RXD input	
			CP1C ⁽²⁾	IA	Comparator input 1C	
			SCAPEU	Input	Individual PWM sub capture U phase	
27	22	15	PA11	IOUS	Port A bit 11 input/output	
			AN11 ⁽²⁾	IA	Analog input 11	
			TXD1	Output	UART channel 1 TXD output	
			CREF1 ⁽²⁾	IA	Comparator reference input 1	
			SCAPEV	Input	Individual PWM sub capture V phase	
28	23	16	PA12	IOUS	Port A bit 12 input/output	
			AN12 ⁽²⁾	IA	Analog input 12	
			SS0	IO	SPI channel 0 select signal input/output	
			QEIO_UDPN	Output	QEIO output of phase direction	
			SCAPEW	Input	Individual PWM sub capture W phase	
29	24	-	PD4	IOUS	Port D bit 4 input/output	
			AN16 ⁽²⁾	IA	Analog input 16	
			SCL1 ⁽⁸⁾	IO	I2C channel 1 SCL input/output	Open-drain
30	25	-	PD5	IOUS	Port D bit 5 input/output	
			AN17 ⁽²⁾	IA	Analog input 17	
			SDA1 ⁽⁸⁾	IO	I2C channel 1 SDA input/output	Open-drain
31	26	17	VDD	P	VDD	
32	27	18	GND	P	Ground	

Table 9. Pin Description (continued)

Pin No.			Pin Name	Type ⁽¹⁾	Description	Remark
120-pin	100-pin	64-pin				
33	28	-	PD6	IOUS	Port D bit 6 input/output	
			AN18 ⁽²⁾	IA	Analog input 18	
			TXD2	Output	UART channel 2 TXD output	
34	29	-	PD7	IOUS	Port D bit 7 input/output	
			AN19 ⁽²⁾	IA	Analog input 19	
			RXD2	Input	UART channel 2 RXD input	
35	30	19	PA13	IOUS	Port A bit 13 input/output	
			AN13 ⁽²⁾	IA	Analog input 13	
			SCK0	IO	SPI channel 0 clock input/output	
			QEIO_A	Input	Input of QEIO Phase A	
36	31	20	PA14	IOUS	Port A bit 14 input/output	
			AN14 ⁽²⁾	IA	Analog input 14	
			MOSIO	IO	SPI channel 0 MOSI (Master put/Slave in signal)	
			QEIO_B	Input	Input of QEIO phase B	
			PRTINEV	Input	Individual PWM phase V protection input	
37	32	21	PA15	IOUS	Port A bit 15 input/output	
			AN15 ⁽²⁾	IA	Analog input 15	
			MISO0	IO	SPI channel 0 MISO (Master in/Slave out signal)	
			QEIO_IDX	Input	Input of QEIO Index	
			OVINEV	Input	Individual PWM phase V over-voltage input	
38	33	22	PB0	IOUS	Port B bit 0 input/output	
			MP0UH	Output	PWM0 UH output	
39	34	23	PB1	IOUS	Port B bit 1 input/output	
			MP0UL	Output	PWM channel 0 UL output	
40	35	24	PB2	IOUS	Port B bit 2 input/output	
			MP0VH	Output	PWM channel 0 VH output	
41	36	25	PB3	IOUS	Port B bit 3 input/output	
			MP0VL	Output	PWM channel 0 VL output	
42	37	-	PF4	IOUS	Port F bit 4 input/output	
			TXD5	Output	UART channel 5 TXD output	
43	38	-	PF5	IOUS	Port F bit 5 input/output	
			RXD5	Input	UART channel 5 RXD input	
44	39	-	PE3	IOUS	Port E bit 3 input/output	
			SCL0 ⁽⁶⁾	IO	I2C channel 0 SCL input/output	Open-drain
45	40	-	PE4	IOUS	PORT E bit 4 input/output	
			SDA0 ⁽⁶⁾	IO	I2C channel 0 SDA input/output	Open-drain
46	41	-	PE5	IOUS	PORT E bit 5 input/output	
			T5IO	IO	Timer 5 input/output	
47	42	26	PF6	IOUS	Port F bit 6 input/output	
			PRTINEW	Input	Individual PWM phase W protection input	
48	43	27	PF7	IOUS	Port F bit 7 input/output	
			OVINEW	Input	Individual PWM phase W over-voltage input	
49	44	28	PB4	IOUS	Port B bit 4 input/output	
			MP0WH	Output	PWM channel 0 WH output	
			T8IO	IO	Timer 8 input/output	

Table 9. Pin Description (continued)

Pin No.			Pin Name	Type ⁽¹⁾	Description	Remark
120-pin	100-pin	64-pin				
50	45	29	PB5	IOUS	Port B bit 5 input/output	
			MP0WL	Output	PWM channel 0 WL output	
			T9IO	IO	Timer 9 input/output	
51	46	30	PB6	IOUS	Port B bit 6 input/output	
			PRTIN0U	Input	PWM0 Protection input Signal Individual PWM 0 Phase U Protection input	
52	47	31	PB7	IOUS	Port B bit 7 input/output	
			OVIN0U	Input	PWM0 Over-voltage input Signal Individual PWM 0 Phase U Over voltage input	
53	48	32	PB8	IOUS	Port B bit 8 input/output	
			PRTIN1U	Input	PWM1 Protection input Signal Individual PWM 1 Phase U Protection input	
			RXD3	Input	UART channel 3 RXD input	
54	49	-	PD8	IOUS	Port D bit 8 input/output	
			T6IO	IO	Timer 6 input/output	
			WDTO	Output	WDT output	
55	50	-	PD9	IOUS	Port D bit 9 input/output	
			T7IO	IO	Timer 7 input/output	
			STBYO	Output	Power-down Mode Indication Signal	
56	-	-	PF14	IOUS	Port F bit 14 input/output	
57	-	-	PF15	IOUS	Port F bit 15 input/output	
58	-	-	PG5	IOUS	Port G bit 5 input/output	
59	-	-	PG6	IOUS	Port G bit 6 input/output	
60	51	33	VDD	P	VDD	
61	52	34	GND	P	Ground	
62	53	35	PB9	IOUS	Port B bit 9 input/output	
			OVIN1U	Input	PWM1 Overvoltage input Signal Individual PWM 1 Phase U Over voltage input	
			TXD3	Output	UART channel 3 TXD output	
63	54	36	PB10	IOUS	Port B bit 10 input/output	
			MP1UH	Output	PWM channel 1 UH output	
64	55	37	PB11	IOUS	Port B bit 11 input/output	
			MP1UL	Output	PWM channel 1 UL output	
65	56	38	PB12	IOUS	Port B bit 12 input/output	
			MP1VH	Output	PWM channel 1 VH output	
66	57	39	PB13	IOUS	Port B bit 13 input/output	
			MP1VL	Output	PWM channel 1 VL output	
67	58	40	PB14	IOUS	Port B bit 14 input/output	
			MP1WH	Output	PWM channel 1 WH output	
68	59	41	PB15	IOUS	Port B bit 15 input/output	
			MP1WL	Output	PWM channel 1 WL output	
69	60	-	PF0	IOUS	Port F bit 0 input/output	
70	61	-	PF1	IOUS	Port F bit 1 input/output	

Table 9. Pin Description (continued)

Pin No.			Pin Name	Type ⁽¹⁾	Description	Remark
120-pin	100-pin	64-pin				
71	-	-	PF8	IOUS	Port F bit 8 input/output	
72	-	-	PF9	IOUS	Port F bit 9 input/output	
73	-	-	PF10	IOUS	Port F bit 10 input/output	
74	-	-	PF11	IOUS	Port F bit 11 input/output	
75	-	-	PF12	IOUS	Port F bit 12 input/output	
76	-	-	PF13	IOUS	Port F bit 13 input/output	
-	-	42	GND	P	Ground	
-	-	43	N/C	-	N/C	
77	62	44	PC0	IOUS	Port C bit 0 input/output	
			TCK/SWCLK (2)(3)(6)(7)	Input	JTAG TCK, SWD clock input	Pull-up
			RXD0	Input	UART channel 0 RXD input	
78	63	45	PC1	IOUS	Port C bit 1 input/output	
			TMS/SWDIO (2)(3)(6)(7)	IO	JTAG TMS, SWD data input/output	Pull-up
			TXD0	Output	UART channel 0 TXD output	
79	64	-	PE6	IOUS	Port E bit 6 input/output	
			T5IO	IO	Timer 5 input/output	
			QE1_UPDN	Output	QE1 output of phase direction	
80	65	-	PE7	IOUS	Port E bit 7 input/output	
			T6IO	IO	Timer 6 input/output	
			QE1_A	Input	Input of QE1 phase A	
81	66	-	PE8	IOUS	Port E bit 8 input/output	
			T7IO	IO	Timer 7 input/output	
			QE1_B	Input	Input of QE1 phase B	
82	67	-	PE9	IOUS	Port E bit 9 input/output	
			T8IO	IO	Timer 8 input/output	
			QE1_IDX	Input	Input of QE1 index	
83	68	-	PE10	IOUS	Port E bit 10 input/output	
			T9IO	IO	Timer 9 input/output	
84	69	-	PD10	IOUS	Port D bit 10 input/output	
			AD0S	Output	ADC0 start of conversion (SOC)	
			T0IO	IO	Timer 0 input/output	
85	70	-	PD11	IOUS	Port D bit 11 input/output	
			AD0E	Output	ADC0 end of conversion (EOC)	
			T1IO	IO	Timer 1 input/output	
86	71	46	PG10	IOUS	Port G bit 10 input/output	
87	72	-	PD12	IOUS	Port D bit 12 input/output	
			AD1S	Output	ADC1 start of conversion (SOC)	
			T2IO	IO	Timer 2 input/output	
88	73	-	PD13	IOUS	Port D bit 13 input/output	
			AD1E	Output	ADC1 end of conversion (EOC)	
			T3IO	IO	Timer 3 input/output	

Table 9. Pin Description (continued)

Pin No.			Pin Name	Type ⁽¹⁾	Description	Remark
120-pin	100-pin	64-pin				
89	74	47	VDD	P	VDD	
90	75	48	GND	P	Ground	
91	76	49	PC2	IOUS	Port C bit 2 input/output	
			TDO ⁽²⁾	Output	JTAG TDO output	
92	77	50	PC3	IOUS	Port C bit 3 input/output	
			TDI ⁽²⁾	Input	JTAG TDI input	Pull-up
93	78	51	PC4	IOUS	Port C bit 4 input/output	
			nTRST ⁽²⁾	Input	JTAG nTRST input	Pull-up
			T0IO	IO	Timer 0 input/output	
94	-	-	PG9	IOUS	Port G bit 9 input/output	
			TXD3	Output	UART channel 3 TXD output	
95	-	-	PG8	IOUS	Port G bit 8 input/output	
			RXD3	Input	UART channel 3 RXD input	
96	-	-	PG7	IOUS	Port G bit 7 input/output	
97	79	52	PC5	IOUS	Port C bit 5 input/output	
			T1IO	IO	Timer 1 input/output	
			RXD1	Input	UART channel 1 RXD input	
98	80	53	PC6	IOUS	Port C bit 6 input/output	
			T2IO	IO	Timer 2 input/output	
			TXD1	Output	UART channel 1 TXD output	
99	81	54	PC7	IOUS	Port C bit 7 input/output	
			T3IO	IO	Timer 3 input/output	
			SCL0 ⁽⁶⁾	IO	I2C channel 0 SCL input/output	Open-drain
100	82	55	PC8	IOUS	Port C bit 8 input/output	
			T4IO	IO	Timer 4 input/output	
			SDA0 ⁽⁶⁾	IO	I2C channel 0 SDA input/output	Open-drain
101	83	56	PC9	IOUS	Port C bit 9 input/output	
			T8IO	IO	Timer 8 input/output	
			CLKO	Output	System Clock output	
102	84	57	PC10	IOUS	Port C bit 10 input/output	
			nRESET ⁽²⁾⁽³⁾	Input	External Reset input	Pull-up
103	85	58	PC11	IOUS	Port C bit 11 input/output	
			T9IO	IO	Timer 9 input/output	
			nBOOT ⁽²⁾⁽³⁾⁽⁵⁾	Input	Boot Mode Selection input	Pull-up
104	86	-	PE11	IOUS	Port E bit 11 input/output	
			SCL1 ⁽⁶⁾	IO	I2C channel 1 SCL input/output	Open-drain
			T0IO	IO	Timer 0 input/output	
105	87	-	PE12	IOUS	Port E bit 12 input/output	
			SDA1 ⁽⁶⁾	IO	I2C channel 1 SDA input/output	Open-drain
			T1IO	IO	Timer 1 input/output	
106	88	-	PE13	IOUS	Port E bit 13 input/output	
			TXD4	Output	UART channel 4 TXD output	
			T2IO	IO	Timer 2 input/output	
107	89	-	PE14	IOUS	Port E bit 14 input/output	
			RXD4	Input	UART channel 4 RXD input	
			T3IO	IO	Timer 3 input/output	

Table 9. Pin Description (continued)

Pin No.			Pin Name	Type ⁽¹⁾	Description	Remark
120-pin	100-pin	64-pin				
108	90	-	PE15	IOUS	Port E bit 15 input/output	
109	91	-	PD14	IOUS	Port D bit 14 input/output	
			AD2S	Output	ADC2 start of conversion (SOC)	
			SS0	IO	SPI channel 0 select signal input/output	
110	92	-	PD15	IOUS	Port D bit 15 input/output	
			AD2E	Output	ADC2 end of conversion (EOC)	
			SCK0	IO	SPI channel 0 clock input/output	
111	93	59	PC15	IOUS	Port C bit 15 input/output	
			MISO0	IO	SPI channel 0 MISO (Master in/Slave out) signal	
			TXD0	Output	UART channel 0 TXD output	
112	94	60	PC14	IOUS	Port C bit 14 input/output	
			MOSI0	IO	SPI channel 0 MOSI (Master out/Slave in) signal	
			RXD0	Input	UART channel 0 RXD input	
113	-	-	VDD	P	VDD	
114	-	-	GND	P	Ground	
115	95	61	PC13	IOUS	Port C bit 13 input/output	
			XOUT ⁽²⁾⁽⁹⁾	OA	External crystal oscillator output	
116	96	62	PC12	IOUS	Port C bit 12 input/output	
			XIN ⁽²⁾⁽⁹⁾	IA	External crystal oscillator input	
117	97	-	PD0	IOUS	Port D bit 0 input/output	
			SXIN ⁽²⁾⁽⁹⁾	IA	Sub crystal oscillator input	
			SS1	IO	SPI channel 1 select signal input/output	
118	98	-	PD1	IOUS	Port D bit 1 input/output	
			SXOUT ⁽²⁾⁽⁹⁾	OA	Sub crystal oscillator output	
			SCK1	IO	SPI channel 1 clock input/output	
119	99	63	VDD	P	VDD	
120	100	64	GND	P	Ground	

2.3 Alternate Function pins

GPIO pins have alternate functions as described in Table 10.

Table 10. GPIO Alternate Function⁽¹⁾

Pin Name	Alternate Function				
	AF0	AF1	AF2	AF3	AF7
PA0	PA0				AN0 ⁽¹⁾
PA1	PA1				AN1 ⁽¹⁾
PA2	PA2				AN2 ⁽¹⁾
PA3	PA3				AN3 ⁽¹⁾
PA4	PA4		T0IO		AN4/CP0A ⁽¹⁾
PA5	PA5		T1IO	CAPEU	AN5/CP0B ⁽¹⁾
PA6	PA6		T2IO	CAPEV	AN6/CP0C ⁽¹⁾
PA7	PA7		T3IO	CAPEW	AN7/CREF0 ⁽¹⁾
PA8	PA8				AN8/CP1A ⁽¹⁾
PA9	PA9				AN9/CP1B ⁽¹⁾
PA10	PA10	RXD1		SCAPEU	AN10/CP1C ⁽¹⁾
PA11	PA11	TXD1		SCAPEV	AN11/CREF1 ⁽¹⁾
PA12	PA12	SS0	QEIO_UPDN	SCAPEW	AN12 ⁽¹⁾
PA13	PA13	SCK0	QEIO_A		AN13 ⁽¹⁾
PA14	PA14	MOSI0	QEIO_B	PRTINEV	AN14 ⁽¹⁾
PA15	PA15	MISO0	QEIO_IDX	OVINEV	AN15 ⁽¹⁾
PB0	PB0			MP0UH	⁽¹⁾
PB1	PB1			MP0UL	⁽¹⁾
PB2	PB2			MP0VH	⁽¹⁾
PB3	PB3			MP0VL	⁽¹⁾
PB4	PB4		T8IO	MP0WH	⁽¹⁾
PB5	PB5		T9IO	MP0WL	⁽¹⁾
PB6	PB6			PRTIN0U	⁽¹⁾
PB7	PB7			OVIN0U	⁽¹⁾
PB8	PB8	RXD3		PRTIN1U	⁽¹⁾
PB9	PB9	TXD3		OVIN1U	⁽¹⁾
PB10	PB10			MP1UH	⁽¹⁾
PB11	PB11			MP1UL	⁽¹⁾
PB12	PB12			MP1VH	⁽¹⁾
PB13	PB13			MP1VL	⁽¹⁾
PB14	PB14			MP1WH	⁽¹⁾
PB15	PB15			MP1WL	⁽¹⁾
PC0	PC0	RXD0		TCK/SWCLK ⁽¹⁾	
PC1	PC1	TXD0		TMS/SWDIO ⁽¹⁾	
PC2	PC2			TDO ⁽¹⁾	
PC3	PC3			TDI ⁽¹⁾	
PC4	PC4		T0IO	nTRST ⁽¹⁾	
PC5	PC5	RXD1	T1IO		⁽¹⁾
PC6	PC6	TXD1	T2IO		⁽¹⁾
PC7	PC7	SCL0	T3IO		⁽¹⁾
PC8	PC8	SDA0	T4IO		⁽¹⁾
PC9	PC9		T8IO	CLKO	⁽¹⁾

Table 10. GPIO Alternate Function (continued)⁽¹⁾

Pin Name	Alternate Function				
	AF0	AF1	AF2	AF3	AF7
PC10	PC10			nRESET ⁽¹⁾	
PC11	PC11		T9IO	nBOOT ⁽¹⁾	
PC12	PC12				XIN ⁽¹⁾
PC13	PC13				XOUT ⁽¹⁾
PC14	PC14	MOSI0		RXD0	⁽¹⁾
PC15	PC15	MISO0		TXD0	⁽¹⁾
PD0	PD0	SS1			SXIN ⁽¹⁾
PD1	PD1	SCK1			SXOUT ⁽¹⁾
PD2	PD2	MOSI1			⁽¹⁾
PD3	PD3	MISO1			⁽¹⁾
PD4	PD4	SCL1			AN16 ⁽¹⁾
PD5	PD5	SDA1			AN17 ⁽¹⁾
PD6	PD6	TXD2			AN18 ⁽¹⁾
PD7	PD7	RXD2			AN19 ⁽¹⁾
PD8	PD8		T6IO	WDTO	⁽¹⁾
PD9	PD9		T7IO	STBYO	⁽¹⁾
PD10	PD10		T0IO	AD0S	⁽¹⁾
PD11	PD11		T1IO	AD0E	⁽¹⁾
PD12	PD12		T2IO	AD1S	⁽¹⁾
PD13	PD13		T3IO	AD1E	⁽¹⁾
PD14	PD14	SS0		AD2S	⁽¹⁾
PD15	PD15	SCK0		AD2E	⁽¹⁾
PE0	PE0				⁽¹⁾
PE1	PE1				AN20/CP2 ⁽¹⁾
PE2	PE2				AN21/CREF2 ⁽¹⁾
PE3	PE3	SCL0			⁽¹⁾
PE4	PE4	SDA0			⁽¹⁾
PE5	PE5		T5IO		⁽¹⁾
PE6	PE6		T5IO	QE11_UPDN	⁽¹⁾
PE7	PE7		T6IO	QE11_A	⁽¹⁾
PE8	PE8		T7IO	QE11_B	⁽¹⁾
PE9	PE9		T8IO	QE11_IDX	⁽¹⁾
PE10	PE10		T9IO		⁽¹⁾
PE11	PE11	SCL1	T0IO		⁽¹⁾
PE12	PE12	SDA1	T1IO		⁽¹⁾
PE13	PE13	TXD4	T2IO		⁽¹⁾
PE14	PE14	RXD4	T3IO		⁽¹⁾
PE15	PE15				⁽¹⁾
PF0	PF0				⁽¹⁾
PF1	PF1				⁽¹⁾
PF2	PF2				AN22/CP3 ⁽¹⁾
PF3	PF3				AN23/CREF3 ⁽¹⁾
PF4	PF4	TXD5			⁽¹⁾
PF5	PF5	RXD5			⁽¹⁾
PF6	PF6			PRTINEW	⁽¹⁾
PF7	PF7			OVINEW	⁽¹⁾

Table 10. GPIO Alternate Function (continued)⁽¹⁾

Pin Name	Alternate Function				
	AF0	AF1	AF2	AF3	AF7
PF8	PF8				(1)
PF9	PF9				(1)
PF10	PF10				(1)
PF11	PF11				(1)
PF12	PF12				(1)
PF13	PF13				(1)
PF14	PF14				(1)
PF15	PF15				(1)
PG0	PG0	SS2			(1)
PG1	PG1	SCK2			(1)
PG2	PG2	MOSI2			(1)
PG3	PG3	MISO2			(1)
PG4	PG4				(1)
PG5	PG5				(1)
PG6	PG6				(1)
PG7	PG7				(1)
PG8	PG8	RXD3			(1)
PG9	PG9	TXD3			(1)
PG10	PG10				(1)

NOTES:

1. It means 'selected pin function after reset condition'. (The initial value of the pin is different depending on the package type)
2. Unused pins are set to output from firmware (low output is recommended).

3. Electrical Characteristics

3.1 Parameter Conditions

Unless otherwise specified, all voltages are referenced to GND.

3.1.1 Minimum and Maximum Values

Unless otherwise specified, our production tests guarantee the minimum and maximum values of the device under the worst-case conditions of ambient temperature, supply voltage, and frequency.

Data based on characterization result, design simulation, and/or technical characteristics are not tested in production but indicated in the table footnotes.

3.1.2 Typical Values

Unless otherwise specified, typical data are based on the conditions of $T_A = 25^\circ\text{C}$ and $V_{DD} = AV_{DD} = 5.0\text{ V}$. The typical data are provided only as design recommendations and are not tested.


3.1.3 Typical Curves

Unless otherwise specified, all typical curves are provided only as design recommendations and are not tested.

3.1.4 Pin Input Voltage


The input voltage measurement on a pin of the device is described in Figure 7.

Figure 7. Pin Input Voltage



3.1.5 Power Supply Scheme

Figure 8. Power Supply Scheme




NOTE:

1. Each power supply pair (VDD/GND etc.) must be decoupled with filtering ceramic capacitors as shown above. These capacitors must be placed as close as possible to, or below, the appropriate pins on the underside of the PCB to ensure the good functionality of the device.

3.1.6 Current Consumption Measurement

Figure 9. Current Consumption Measurement



NOTE:

1. The I_{DD} and I_{AVDD} parameters represent the total microcontroller consumption including the current supplying V_{DD} and AV_{DD} .

3.2 Absolute Maximum Ratings

Exceeding stresses specified in the Table 11 for voltage characteristics, Table 12 for current characteristics, or Table 13 for thermal characteristics may result in permanent damage to the device. The values listed in the tables are stress ratings only, and do not imply that the device will function properly under these conditions. Prolonged exposure to these maximum rating conditions may impact the reliability of the device. It is important to operate the device within its specified maximum ratings to ensure reliable performance.

Table 11. Voltage Characteristics

Symbol	Ratings	Min.	Max.	Unit
VDD – GND ⁽¹⁾	External main supply voltage (including V _{DD} , AV _{DD})	–0.5	6.0	V
V _I ⁽²⁾	Input voltage on I/O	–0.5	Max (V _{DD} , AV _{DD}) + 0.5	V
V _O	Output voltage on I/O	–0.5	Max (V _{DD} , AV _{DD}) + 0.5	V

NOTES:

1. All main power (V_{DD}, AV_{DD}) and ground (GND, AGND) pins must always be connected to the external power supply, within the permitted range.
2. V_I maximum must always be respected.

Table 12. Current Characteristics

Symbol	Ratings	Max.	Unit
$\sum I_{VDD}$	Total current into sum of all V _{DD} power lines (source) ⁽¹⁾	120	mA
$\sum I_{GND}$	Total current out of sum of all GND ground lines (sink) ⁽¹⁾	–120	mA
I _{VDD(PIN)}	Maximum current into each V _{DD} power pin (source) ⁽¹⁾	100	mA
I _{GND(PIN)}	Maximum current out of each GND ground pin (sink) ⁽¹⁾	–100	mA
I _{IO(PIN)}	Output current sunk by any I/O	20	mA
	Output current sourced by any I/O and control pin	–10	mA
$\sum I_{IO(PIN)}$	Total output current sunk by sum of all I/Os and control pins ⁽²⁾	120	mA
	Total output current sourced by sum of all I/Os and control pins ⁽²⁾	–120	mA
I _{IL}	Input low leakage current	–4	μA
I _{IH}	Input high leakage current	4	μA
P _T	Total power dissipation	600	mW

NOTES:

1. All main power (V_{DD}, AV_{DD}) and ground (GND, AGND) pins must always be connected to the external power supplies, within the permitted range.
2. This current consumption must be correctly distributed over all I/Os and control pins. The total output current must not be sunk/sourced between two consecutive power supply pins referring to high pin count LQFP packages.

Table 13. Thermal Characteristics

Symbol	Ratings	Value	Unit
T _{OP}	Operating temperature	–40 to +85	°C
T _{STG}	Storage temperature range	–55 to +125	°C
T _J	Maximum junction temperature	+105	°C

3.3 Operating Condition

3.3.1 General Operating Condition

Table 14. General Operating Condition

(Temperature: -40°C to +85°C)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V _{DD}	Supply voltage	–	2.7 ⁽¹⁾	–	5.5	V
AV _{DD}	Analog supply voltage	ADC used	2.7	–	5.5	V
		CMP used	2.0	–	5.5	V
		OPAMP used	2.7	–	3.6	V
f	Operating frequency	HSE	4	–	16	MHz
		LSE	–	32.768	–	kHz
		HSI	31.04	32.00	32.96	MHz
		LSI	400	500	600	kHz
V _{IN}	I/O input voltage	5 V I/O	-0.3	–	V _{DD}	V
T _A	Ambient temperature	–	-40	–	85	°C
T _J	Junction temperature range	–	–	–	105	°C

NOTE:

1. When RESET is released, functionality is guaranteed down to V_{LVR0} Min.

3.3.2 Power-On Reset Characteristics

Table 15. POR Electrical Characteristics

(Temperature: -40°C to +85°C)

Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit
I _{DD}	Operating current	–	–	0.5	4.0	μA
V _{set}	POR set level	–	1.05	1.20	1.35	V
V _{reset}	POR reset level	–	1.00	1.10	1.20	V
t _R	V _{DD} voltage rising time	–	0.02	–	20	ms/V
t _F	V _{DD} voltage falling time	–	0.4	–	20	ms/V

3.3.3 Operating Condition at Power-Up and Power-Down

The parameters in Table 16 are derived from tests performed under the ambient temperature conditions summarized in Table 14.

Table 16. Operating Condition at Power-Up and Power-Down

(Temperature: -40°C to +85°C)

Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit
t _{VDD}	V _{DD} rise time rate	–	0.02	–	20	ms/V
	V _{DD} fall time rate	–	0.4	–	20	ms/V

3.3.4 Embedded Reset and Power Control Block Characteristics (LVR, LVI)

The parameters in Table 17 and Table 18 are derived from tests performed under the ambient temperature conditions summarized in Table 14.

Table 17. Low-Voltage Reset Characteristics

(Temperature: -40°C to +85°C)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V _{LVR0_F}	Detection level	Falling voltage	1.52	1.60	1.68	V
V _{LVR1_F}			1.61	1.69	1.77	
V _{LVR2_F}			1.69	1.78	1.87	
V _{LVR3_F}			1.81	1.90	2.00	
V _{LVR4_F}			1.89	1.99	2.09	
V _{LVR5_F}			2.01	2.12	2.23	
V _{LVR6_F}			2.19	2.30	2.42	
V _{LVR7_F}			2.35	2.47	2.59	
V _{LVR8_F}			2.54	2.67	2.80	
V _{LVR9_F}			2.89	3.04	3.19	
V _{LVR10_F}			3.02	3.18	3.34	
V _{LVR11_F}			3.41	3.59	3.77	
V _{LVR12_F}			3.53	3.72	3.91	
V _{LVR13_F}			3.83	4.03	4.23	
V _{LVR14_F}			3.99	4.20	4.41	
V _{LVR15_F}			4.26	4.48	4.70	
V _{LVR0_R}	Detection level	Rising voltage	1.58	1.66	1.74	V
V _{LVR1_R}			1.66	1.75	1.84	
V _{LVR2_R}			1.76	1.85	1.94	
V _{LVR3_R}			1.87	1.97	2.07	
V _{LVR4_R}			1.97	2.07	2.17	
V _{LVR5_R}			2.09	2.20	2.31	
V _{LVR6_R}			2.26	2.38	2.50	
V _{LVR7_R}			2.43	2.56	2.69	
V _{LVR8_R}			2.63	2.77	2.91	
V _{LVR9_R}			2.99	3.15	3.31	
V _{LVR10_R}			3.14	3.30	3.47	
V _{LVR11_R}			3.53	3.72	3.91	
V _{LVR12_R}			3.67	3.86	4.05	
V _{LVR13_R}			3.97	4.18	4.39	
V _{LVR14_R}			4.14	4.36	4.58	
V _{LVR15_R}			4.41	4.64	4.87	
–	Hysteresis	–	–	100	200	mV
–	Noise cancelling time	–	–	2	–	μs
I _{DD}	Operation current	–	–	3.5	5	μA
I _{DD, STOP}	Operation current (STOP)	–	–	2.5	3	nA

Table 18. Low-Voltage Indicator Characteristics

(Temperature: -40°C to +85°C)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V _{LVI0_F}	Detection level	Falling voltage	1.52	1.60	1.68	V
V _{LVI1_F}			1.61	1.69	1.77	
V _{LVI2_F}			1.69	1.78	1.87	
V _{LVI3_F}			1.81	1.90	2.00	
V _{LVI4_F}			1.89	1.99	2.09	
V _{LVI5_F}			2.01	2.12	2.23	
V _{LVI6_F}			2.19	2.30	2.42	
V _{LVI7_F}			2.35	2.47	2.59	
V _{LVI8_F}			2.54	2.67	2.80	
V _{LVI9_F}			2.89	3.04	3.19	
V _{LVI10_F}			3.02	3.18	3.34	
V _{LVI11_F}			3.41	3.59	3.77	
V _{LVI12_F}			3.53	3.72	3.91	
V _{LVI13_F}			3.83	4.03	4.23	
V _{LVI14_F}			3.99	4.20	4.41	
V _{LVI15_F}			4.26	4.48	4.70	
V _{LVI0_R}	Detection level	Rising voltage	1.58	1.66	1.74	V
V _{LVI1_R}			1.66	1.75	1.84	
V _{LVI2_R}			1.76	1.85	1.94	
V _{LVI3_R}			1.87	1.97	2.07	
V _{LVI4_R}			1.97	2.07	2.17	
V _{LVI5_R}			2.09	2.20	2.31	
V _{LVI6_R}			2.26	2.38	2.50	
V _{LVI7_R}			2.43	2.56	2.69	
V _{LVI8_R}			2.63	2.77	2.91	
V _{LVI9_R}			2.99	3.15	3.31	
V _{LVI10_R}			3.14	3.30	3.47	
V _{LVI11_R}			3.53	3.72	3.91	
V _{LVI12_R}			3.67	3.86	4.05	
V _{LVI13_R}			3.97	4.18	4.39	
V _{LVI14_R}			4.14	4.36	4.58	
V _{LVI15_R}			4.41	4.64	4.87	
–	Hysteresis	–	–	100	200	mV
–	Noise cancelling time	–	–	2	–	μs
I _{DD}	Operation current	–	–	3.5	5	μA
I _{DD, STOP}	Operation current (STOP)	–	–	2.5	3	nA

3.3.5 Embedded Voltage Reference

Table 19. Embedded Internal Voltage Reference⁽¹⁾

(Temperature: -40°C to +85°C)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V _{REFINT}	Internal reference voltage	-40°C ≤ T ≤ +85°C	0.95	1.00	1.05	V
V _{CORE}	Logic power voltage		1.35	1.50	1.65	

NOTE:

1. Guaranteed by design.

Figure 10. V_{CORE} Voltage and Temperature Characteristics (-40°C to +85°C)





Figure 11. V_{REFINT} Voltage and Temperature Characteristics (-40°C to +85°C)



3.3.6 Supply Current Characteristics

The amount of current consumed by the device is determined by various factors and parameters, including but not limited to the operating voltage, ambient temperature, load on I/O pins, software configuration, operating frequency, switching rate of I/O pins, location of the program in memory, and the binary code being executed.

The current consumption is measured under the conditions specified in Table 20.

3.3.6.1 Supply Current Consumption

Table 20. Supply Current Characteristics

(Temperature: -40°C to +85°C)

Symbol	Operation Mode	Condition						Voltage Scaling	Typ.	Max.	Unit
		LSI (500 kHz)	HSI (32 MHz)	LSE (32.768 kHz)	HSE (8 MHz)	PLL (120 MHz)	f _{MCLK}				
I _{DD_RUN} (RUN)	Normal operation	STOP	RUN	STOP	STOP	STOP	f _{HSI}	5.0 V	11	–	mA
		STOP	STOP	STOP	RUN	STOP	f _{HSE}	5.0 V	3.9	–	
		STOP	STOP	STOP	RUN	RUN	f _{HSEPLL}	5.0 V	40	–	
		RUN	STOP	STOP	STOP	STOP	f _{LSI}	5.0 V	1.3		
		STOP	STOP	RUN	STOP	STOP	f _{LSE}	5.0 V	1.3	–	
I _{DD_SLEEP} (SLEEP)	SLEEP ⁽¹⁾	STOP	RUN	STOP	STOP	STOP	f _{HSI}	5.0 V	6.3	–	mA
		STOP	STOP	STOP	RUN	STOP	f _{HSE}	5.0 V	3.3	–	
		STOP	STOP	STOP	RUN	RUN	f _{HSEPLL}	5.0 V	21	–	
		RUN	STOP	STOP	STOP	STOP	f _{LSI}	5.0 V	1.2		
		STOP	STOP	RUN	STOP	STOP	f _{LSE}	5.0 V	1.2	–	
I _{DD_STOP2} (STOP 2)	DEEP-SLEEP ⁽¹⁾⁽²⁾	VDC (STOP), LVD (RUN)						5.0 V	120	3,000	μA
		VDC (STOP), LVD (STOP)						5.0 V	110	3,000	

NOTES:

1. All peripherals are turned off.
2. In DEEP-SLEEP mode, all clocks are disabled.

3.3.6.2 I/O System Current Consumption

The current consumption in the I/O system is due to the two components, Static and Dynamic.

3.3.6.3 I/O Static Current Consumption

All I/O pins used as inputs with Pull-ups cause the current consumption when the pins remain Low from the outside. This current consumption value can be calculated simply using the pull-up/pull-down resistor value provided in the I/O port characteristics.

To estimate the current consumption at the output pins, users need to consider external Pull-downs or external load.

Additional I/O current consumption can be caused due to the I/Os configured as inputs if the medium voltage level is applied externally. This current is consumed by the input Schmitt-Trigger circuit used to tell the input value. Unless the application requires a specific configuration, users can prevent this supply current consumption by configuring the I/Os in analog mode instead of using the Schmitt circuit. Specifically, input pins of the ADC, OPAMP, and CMP must be configured as analog inputs.

3.3.6.4 I/O Dynamic Current Consumption

The I/Os used by an application also contributes to the current consumption. When an I/O pin switches, it uses the current from the I/O supply voltage to supply the I/O pin circuitry and to charge/discharge the capacitive load (internal or external) connected to the pin.

3.3.7 External Clock Source Characteristics

3.3.7.1 High-Speed External Clock Generated From Crystal and Ceramic Resonator

A high-speed external clock (HSE) can be supplied with crystal or ceramic resonator oscillators in the range of 4 to 16 MHz. All information provided in this section is based on the design simulation results obtained by the typical external components specified in Table 21.

To minimize the outputs in the application, the resonator and load capacitor must be placed as close to the oscillator pin as possible.

For more information on the distortion and stabilization time, and the resonator characteristics (frequency, package, and accuracy), contact the manufacturer of the crystal resonator.




Table 21. HSE Oscillator Characteristics⁽¹⁾

(Temperature: -40°C to +85°C)

Symbol	Parameter	Conditions ⁽²⁾	Min.	Typ.	Max.	Unit
V _{DD}	Operating voltage	–	1.8	5.0	5.5	V
I _{DD(HSE)}	HSE current consumption	–	–	–	2.5	mA
I _{STOP}	Power down current	–	–	0.2	30	nA
f _{OSC_IN}	Oscillator frequency	–	4	8	16	MHz
f _{OUT}	Output Frequency	V _{DD} ≥ 1.8 V ⁽⁴⁾	4	–	4	MHz
		V _{DD} ≥ 2.0 V ⁽⁵⁾	4	–	8	
		V _{DD} ≥ 2.2 V ⁽⁶⁾	4	–	12	
		V _{DD} ≥ 2.4 V ⁽⁷⁾	4	–	16	
V _{IL}	Crystal input (low)	–	–	–	0.2 V _{DD}	V
V _{IH}	Crystal input (high)	–	0.8 V _{DD}	–	–	V
V _{OL}	Crystal out (low)	–	–	–	0.2 V _{DD}	V
V _{OH}	Crystal out (high)	–	0.8 V _{DD}	–	–	V
C _L	External Load Capacitor	4 MHz ≤ f _{OUT} ≤ 12 MHz	10	22	30	pF
		12 MHz ≤ f _{OUT} ≤ 16 MHz	7	18	22	pF
R _F	Feedback resistor	V _{DD} = 5 V	0.7	1.0	1.3	MΩ
t _{SU(HSE)} ⁽³⁾	Startup time	–	–	1	–	ms

NOTES:

1. Guaranteed by design.
2. Resonator characteristics are given by the crystal/ceramic resonator manufacturer.
3. t_{SU(HSE)} is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz oscillation is reached. This value is measured for a standard crystal resonator, and it can vary significantly with the crystal manufacturer.
4. HSEISEL = 0x3, HSENFSEL = 0x0
5. HSEISEL = 0x2, HSENFSEL = 0x1
6. HSEISEL = 0x1, HSENFSEL = 0x2
7. HSEISEL = 0x0, HSENFSEL = 0x3


Figure 12. Crystal/Ceramic Oscillator**Figure 13. External Clock****Figure 14. Clock Timing Measurement at XIN**

It is recommended that high-quality external ceramic capacitors designed for high-frequency applications and selected to match the requirements of the crystal or resonator be used.

The C_{L1} and C_{L2} capacitors are usually the same size, and the crystal manufacturer typically specifies a load capacitance that is the series combination of both capacitors. However, the capacitance of the printed circuit board (PCB) and microcontroller pin should also be considered, and it must be included in the calculation of the overall capacitance. A rough estimate of the combined pin and board capacitance is around 10 pF, which can be used to size C_{L1} and C_{L2} appropriately.

Figure 15 shows a circuit diagram of a typical application with an 8 MHz crystal oscillator.

Figure 15. Typical Application with 8 MHz Crystal Oscillator



3.3.7.2 Low-Speed External Clock Generated From Crystal Resonator

The low-speed external (LSE) clock can be generated using a crystal or ceramic resonator with a frequency of 32.768 kHz. The information provided in this paragraph is based on characterization results obtained using typical external components listed in Table 22.

To minimize output distortion and startup stabilization time, it is recommended that the resonator and load capacitors be placed as close as possible to the oscillator pins in the application.

It is advisable to consult the crystal resonator manufacturer for further information on resonator characteristics such as frequency, package, and accuracy.




Table 22. LSE Oscillator Characteristics⁽¹⁾ ($f_{LSE} = 32.768$ kHz)

(Temperature: -40°C to $+85^{\circ}\text{C}$)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V_{DD}	Operating voltage	–	2.7	5.0	5.5	V
$I_{DD(LSE)}$	LSE current consumption	–	–	3	5	μA
I_{STOP}	Power down current	–	–	0.2	15	nA
f_{OSC_IN}	Oscillator frequency	–	–	32.768	–	kHz
V_{IL}	Crystal input (low)	–	–	–	$0.2 \times V_{DD}$	V
V_{IH}	Crystal input (High)	–	$0.8 \times V_{DD}$	–	–	V
V_{OL}	Crystal out (low)	–	–	–	$0.2 \times V_{DD}$	V
V_{OH}	Crystal out (high)	–	$0.8 \times V_{DD}$	–	–	V
C_L	External Load Capacitor	–	5	15	35	pF
R_F	Feedback resistor	–	7	12	24	M Ω
$t_{SU(LSE)}^{(2)}$	Startup time	–	–	–	1	s

NOTES:

1. Guaranteed by design.
2. $t_{SU(LSE)}$ is the startup time measured from the moment it is enabled (by software) to a stabilized 32.768 kHz oscillation is reached. This value is measured for a standard crystal oscillator, and it can vary significantly with the crystal oscillator manufacturer.

Figure 16. Crystal Oscillator**Figure 17. Clock Timing Measurement at SXIN****Figure 18. Typical Application with 32.768 kHz Crystal****NOTE:**

1. An external resistor is not required between SXIN and SXOUT and it is forbidden to add one.

3.3.8 Internal Clock Source Characteristics

The parameters listed in Table 23 and Table 24 are obtained through tests conducted under ambient temperature and supply voltage conditions, which are specified in Table 14.

3.3.8.1 High-Speed Internal (HSI) RC Oscillator

Table 23. HSI Oscillator Characteristics⁽¹⁾

(Temperature: -40°C to +85°C)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V _{DD}	Operating voltage	–	2.7	–	5.5	V
f _{HSI}	HSI frequency	V _{DD} =3.0 V, T _A =30°C	31.61	32	32.38	MHz
Δ_F	Frequency error	@ 25°C	-1.2	–	1.2	%
		@ 0°C to +85°C	-3	–	3	%
		@ -40°C to 0°C	-10	–	+10	%
DuCy (HSI32)	Duty cycle	–	45	–	55	%
Δ_{Temp} (HSI32)	HSI32 oscillator frequency drift over temperature	T _A = 0 to 85°C	-3	–	3	%
Δ_{VDD} (HSI32)	HSI32 oscillator frequency drift over V _{DD}	V _{DD} =2.7 V to 5.5 V	-0.2	–	0.2	%
t _{SU} (HSI32)	HSI32 oscillator start-up time	–	–	1	2	μs
t _{STAB} (HSI32)	HSI32 oscillator stabilization time	–	–	4	10	μs
I _{DD} (HSI32)	HSI32 oscillator power consumption	–	–	120	–	μA

NOTE:

1. Guaranteed by characterization results and design.

3.3.8.2 Low-Speed Internal (LSI) 500 kHz RC Oscillator

Table 24. LSI Oscillator Characteristics

(Temperature: -40°C to +85°C)

Symbol	Parameter	Conditions ⁽²⁾	Min.	Typ.	Max.	Unit
V _{DD}	Operating voltage	–	2.7	–	5.5	V
f _{LSI}	LSI frequency	V _{DD} = 2.7 to 5.5 V	400	500	600	kHz
t _{SU} (LSI) ⁽¹⁾	500 kHz oscillator start-up time (after LSI enabled)	V _{DD} = 5.0 V	–	5	10	μs
t _{STAB} (LSI) ⁽¹⁾	500 kHz oscillator stabilization time (after LSI enabled)	5% of target frequency	–	20	50	μs
I _{DD} (LSI) ⁽¹⁾	500 kHz oscillator power consumption	The LSI oscillator is enabled. V _{DD} =2.7 to 5.5 V	–	1.5	2.0	μA
		The LSI oscillator is disabled. V _{DD} =2.7 to 5.5 V	–	1	20	nA

NOTE:

1. Guaranteed by design.

3.3.9 PLL Characteristics

The parameters listed in Table 25 are obtained through tests conducted under ambient temperature and supply voltage conditions, which are specified in Table 14.

Table 25. PLL Characteristics⁽¹⁾

(Temperature: -40°C to +85°C)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
VDD	Operating voltage	–	2.7	–	5.5	V
I _{DD} (PLL)	PLL power consumption on V _{DD}	VCO freq = 200 MHz	–	0.5	1	mA
f _{PLLOUT}	PLL output clock	Voltage scaling range	48	–	120	MHz
f _{VCO}	PLL VCO output	VCO frequency range	50	–	200	MHz
f _{DUTY}	Duty	–	40	–	60	%
f _{PLLINCLK}	Input frequency	–	4	8	16	MHz
t _{JITTER}	P-P jitter	@ Lock state	–	–	500	ps
t _{LOCK}	PLL lock time	–	–	50	200	μs

NOTE:

1. Guaranteed by design.

3.3.10 Flash Memory Characteristics

Table 26. Code Flash Memory Characteristics

(Temperature: -40°C to +85°C)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
t _{PROG}	Program time	–	–	–	30	μs
t _{PER}	Page erase time	–	–	–	4	ms
t _{SER}	Sector erase time	–	–	–	4	ms
t _{MER}	Mass (chip) erase time	–	–	–	8	ms
N _{FW}	Endurance of write/erase	T _A =25°C, page unit	10,000	–	–	times
t _{RT}	Retention time	–	10	–	–	years

Table 27. Data Flash Memory Characteristics

(Temperature: -40°C to +85°C)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
t _{PROG}	Program time	–	–	–	30	μs
t _{PER}	Page erase time	–	–	–	4	ms
t _{SER}	Sector erase time	–	–	–	4	ms
t _{MER}	Mass (chip) erase time	–	–	–	8	ms
N _{FW}	Endurance of write/erase	T _A =25°C, page unit	100,000	–	–	times
t _{RT}	Retention time	–	10	–	–	years

3.3.11 I/O Port Characteristics

Table 28. DC Electrical Characteristics

(Temperature: -40°C to +85°C)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V_{IL}	Input low voltage	All GPIOs, nRESET, nBOOT	–	–	$0.2 \times V_{DD}$	V
V_{IH}	Input high voltage	All GPIOs, nRESET, nBOOT	$0.8 \times V_{DD}$	–	–	V
V_{OL}	Output low voltage	$V_{DD} = 5\text{ V}$, $I_{OL1} = 3.3\text{ mA}$, $I_{OL2} = 8.2\text{ mA}^{(1)}$	–	–	$0.2 V_{DD}$	V
V_{OH}	Output high voltage	$V_{DD} = 5\text{ V}$, $I_{OH1} = -2.4\text{ mA}$, $I_{OH2} = -7.2\text{ mA}^{(1)}$	$0.8 \times V_{DD}$	–	–	V
I_{OL1}	Output low current	$V_{DD} = 5\text{ V}$, $V_{OL} = 0.2 \times V_{DD}$	–	–	3.3	mA
I_{OH1}	Output high current	$V_{DD} = 5\text{ V}$, $V_{OH} = 0.8 \times V_{DD}$	-2.4	–	–	mA
I_{OL2}	Output low current	$V_{DD} = 5\text{ V}$, $V_{OL} = 0.2 \times V_{DD}$	–	–	8.2	mA
I_{OH2}	Output high current	$V_{DD} = 5\text{ V}$, $V_{OH} = 0.8 \times V_{DD}$	-7.2	–	–	mA
I_{IL}	Input low leakage current	All input ports	-4	–	–	μA
I_{IH}	Input high leakage current	All input ports	–	–	4	μA
R_{PU}	Pull-up resistor	$R_{MAX} : V_{DD} = 2.7\text{ V}$ $R_{MIN} : V_{DD} = 5\text{ V}$	30	–	70	k Ω

NOTE:

- Each pin can adjust the drive strength, and the difference between $I_{OH}/L1$ and $I_{OH}/L2$ is due to the difference in strength.

3.3.11.1 General Input/Output Characteristics

Unless otherwise specified, the parameters in Table 29 are obtained through tests conducted under the conditions, which are specified in Table 14. All I/Os conform to CMOS standards.

Table 29. I/O Static Characteristics


(Temperature: -40°C to +85°C)

Symbol	Parameter	Conditions		Min.	Typ.	Max.	Unit
$V_{IL}^{(1)(2)}$	I/O input low level voltage	5 V GPIO	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	–	–	$0.2 \times V_{DD}$	V
$V_{IH}^{(1)(2)}$	I/O input high level voltage	5 V GPIO	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	$0.8 \times V_{DD}$	–	–	V
$V_{HYS}^{(3)}$	Input hysteresis	5 V GPIO	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ $V_{DD\text{TYPICAL}} = 5\text{ V}$	–	1	–	V
$I_{leak}^{(3)}$	Input leakage current	5 V GPIO	$0 \leq V_{IN} \leq V_{DD}$	–	–	± 4	μA
R_{PU}	Weak pullup equivalent resistor	$V_{IN} = \text{GND}$		30	50	70	k Ω
R_{PD}	Weak pulldown equivalent resistor	$V_{IN} = V_{DD}$		30	50	70	
C_{IO}	I/O pin capacitance	I/O pin capacitance		–	5	–	pF

NOTES:

1. Refer to Figure 19. I/O Input Characteristics.
2. Data based on characterization results are not tested in production.
3. Guaranteed by design.

Figure 19. I/O Input Characteristics



NOTE:

1. X-axis is V_{DD}, Y-axis is V_{IL} and V_{IH} spec.

3.3.11.2 Output Driving Current

The GPIOs are capable of sinking or sourcing currents up to ± 8 mA and can also sink or source currents up to ± 20 mA when the V_{OL}/V_{OH} limits are relaxed.

To ensure compliance with the absolute maximum ratings specified in chapter 3.2, it is necessary to limit the number of I/O pins driving current in the user application.

- The total current sourced by all I/O pins on VDD and the maximum operating current of the microcontroller on VDD (during Run mode) must not exceed the absolute maximum rating ΣI_{VDD} specified in Table 11.
- The total current sunk by all I/O pins on GND and the maximum operating current of the microcontroller on GND (during Run mode) must not exceed the absolute maximum rating ΣI_{GND} specified in Table 11.

3.3.11.3 Output Voltage Levels

Unless otherwise specified, parameters in Table 30 are obtained through tests conducted under ambient temperature and supply voltage conditions, which are specified in Table 14.

Table 30. Output Voltage Characteristics⁽¹⁾

(Temperature: -40°C to $+85^{\circ}\text{C}$)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V_{OL}	Output low-level voltage for an I/O pin	$V_{DD} = 5\text{ V}$, $I_{OL1} = 3.3\text{ mA}$, $I_{OL2} = 8.2\text{ mA}$	–	–	$0.2 \times V_{DD}$	V
V_{OH}	Output high-level voltage for an I/O pin	$V_{DD} = 5\text{ V}$, $I_{OH1} = -2.4\text{ mA}$, $I_{OH2} = -7.2\text{ mA}$	$0.8 \times V_{DD}$	–	–	

NOTE:

1. Guaranteed by design.

3.3.12 Analog-to-Digital Converter Characteristics

Table 31. ADC Electrical Characteristics

(Temperature: -40°C to +85°C)

Symbol	Parameter	Condition	Min.	Typ.	Max.	unit
AV _{DD}	Operating voltage	–	2.7	5	5.5	V
–	Resolution	–	–	–	12	bit
I _{DDA}	Operating current	AV _{DD} = 5.0 V @ f _{MCLK} = 25 MHz	–	1.6	–	mA
V _{AN}	Analog input range	–	GND	–	AV _{DD}	V
t _{CONV}	Conversion time	–	14 × MCLK	–	44 × MCLK	μs
f _{CONV}	Conversion frequency	@ AV _{DD} > 3.6 V	–	–	1.5	MHz
		@ AV _{DD} > 3.0 V	–	–	1	MHz
		@ AV _{DD} ≥ 2.7 V	–	–	0.5	MHz
f _{ACLK}	Operating frequency	–	–	–	25	MHz
INL	DC accuracy	–	–	–	±4	LSB
DNL		–	–	–	±2	LSB
ZOE	Zero offset error	–	–	±4	–	LSB
FSE	Full-scale error	–	–	±4	–	LSB

3.3.12.1 General PCB Design Guidelines

The power supplier must be separated, conforming to the scheme shown in Figure 8. The de-coupling capacitors across the V_{DD} and AV_{DD} are ceramic (good quality) capacitors and must be located as close as possible to the chip.

3.3.13 Comparator Characteristics

Table 32. Comparator Characteristics⁽¹⁾⁽³⁾

(Temperature: -40°C to +85°C)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V_{DD}	Analog supply voltage	–	2.0	–	5.5	V
V_{OS}	Input offset voltage	$V_{DD} = 4.5\text{ V}$, $V_{IN} = 1/2 \times V_{DD}$	–	10	20	mV
		$V_{DD} = 4.5\text{ V}$, $V_{IN} = 1/2 \times V_{DD}$	–	–	5	mV
		Reflects trim error when using V_{REFINT} .	–	–	20	mV
V_{hys}	Comparator hysteresis	$V_{DD} = 4.5\text{ V}$, $HYSSEL = 0$	–	5	25	mV
		$V_{DD} = 4.5\text{ V}$, $HYSSEL = 1$	–	20	60	mV
V_{IN}	Comparator input voltage range	–	0	–	AV_{DD}	V
$V_{BG}^{(2)}$	Scaler input voltage	V_{REFINT}	–	–	–	V
t_{START}	Comparator startup time to reach propagation delay specification	–	–	–	1	μs
$t_D^{(4)}$	Propagation delay for 200 mV step with 100 mV overdrive	50 pF load on output	–	–	600	ns
			–	350	500	ns
V_{offset}	Comparator offset error	Full AV_{DD} voltage range, full temperature range	–8	–	8	mV
I_{DDA_CMP}	Comparator consumption from AV_{DD}	Static. $V_{DD} = 4.5\text{ V}$	–	70.4	100.4	μA
		With 50 kHz $\pm 100\text{ mV}$ overdrive square signal	–	70	100	

NOTES:

1. Guaranteed by design, unless otherwise specified.
2. Refer to Table 19.
3. Guaranteed by characterization results.
4. Typical value (3 V) is an average for all comparators propagation delay.

3.3.14 Programmable Gain Amplifiers Characteristics


Table 33. PGA Characteristics

(Temperature: -40°C to +85°C)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
AV_{DD}	Analog supply voltage	–	2.7	–	5.5	V
I_{LOAD_PGA}	Drive current in PGA mode	–	–	800	–	μA
G_E	Gain error	@ gain = 1 to 4	–3	–	3	%
CMIR	Common mode input range	–	0	–	$AV_{DD}-1.2$	V
$V_{IOFFSET}$	Input offset voltage	25°C, No load on output.	–5	–	+5	mV
		All voltage and temperature	–	–	±3	
$\Delta V_{IOFFSET}$	Input offset voltage drift	–	–	±10	–	μV/°C
$V_{TRIMOFFSE_TP}$	Offset trim step at low common input voltage (0.1× AV_{DD})	–	–	3	–	mV
$V_{TRIMOFFSE_TN}$	Offset trim step at high common input voltage (0.9× AV_{DD})	–	–	3	–	
C_{LOAD}	Capacitive load	–	–	20	–	pF
CMRR	Common mode rejection ratio	–	110	–	–	dB
PSRR	Power supply rejection ratio	–	80	–	–	dB
SR ⁽³⁾	Slew rate (from 10 and 90% of output voltage)	Normal mode	–	15	–	V/μs
t_{ON}	Enable time on	–	–	2	–	μs
VOHSAT ⁽³⁾	High saturation voltage	$I_{LOAD} = \text{max.}$ or $R_{LOAD} = \text{min.}$ input at AV_{DD} , Follower mode	$AV_{DD}-100$	–	–	mV
VOLSAT ⁽³⁾	Low saturation voltage	$I_{LOAD} = \text{max.}$ or $R_{LOAD} = \text{min.}$ input at 0, Follower mode	–	–	100	
Φ_m	Phase margin	Follower mode, $V_{COM} = AV_{DD}/2$	–	48	–	°
Delta R	Resistance variation (R1 or R2)	–	–15	–	15	%
eN	Voltage noise density	@ 1 Hz, output loaded with 20 pF	–	3.3	–	nV/Hz
I_{DDA_PGA}	PGA consumption from AV_{DD}	Normal mode	–	0.8	–	mA

NOTES:

1. Guaranteed by design, unless otherwise specified.
2. Data guaranteed on normal and high-speed mode unless otherwise specified.
3. Guaranteed by characterization results.
4. Valid also for inverting gain configuration with external bias.

Figure 20. PGA Noise Density (eN) @ 25°C

3.3.15 Communication Interfaces Characteristics

3.3.15.1 I2C Interface Characteristics

The I2C interface conforms to the timing requirements specified in the I2C-bus specification, in addition to the user timing requirements listed below:

- Standard mode (Sm): up to 100 kbps bit rate
- Fast mode (Fm): up to 400 kbps bit rate

The I2C timing requirements are guaranteed by design when the I2C peripheral is configured correctly, and the I2C clock frequency is equal to or greater than the minimum value listed in the table below.

Table 34. I2C Characteristics

(Temperature: -40°C to +85°C)

Symbol	Parameter	Standard		Fast		Unit
		Min.	Max.	Min.	Max.	
f _{SCL}	Clock frequency	0	100	0	400	kHz
t _{SCLH}	Clock high pulse width	4.0	–	0.6	–	μs
t _{SCLL}	clock low pulse width	4.7	–	1.3	–	
t _{BF}	Bus free time	4.7	–	1.3	–	
t _{STSU}	Start condition setup time	4.7	–	0.6	–	
t _{STHD}	Start condition hold time	4.0	–	0.6	–	
t _{SPSU}	Stop condition setup time	4.0	–	0.6	–	
t _{SPHD}	Stop condition hold time	4.0	–	0.6	–	
t _{VD}	Output valid from clock	0	–	0	–	
t _{DIH}	Data input hold time	0	–	0	1.0	
t _{DIS}	Data input setup time	250	–	100	–	ns

3.3.15.2 SPI Interface Characteristics

Unless otherwise specified, the parameters in Table 35 are obtained through tests conducted under ambient temperature, f_{PCLK} frequency, and supply voltage conditions, which are specified in Table 14.

- Capacitive load $C = 30 \text{ pF}$
- Measurement points are performed at the CMOS level: $0.5 \times V_{DD}$

For more information about I/O alternate function characteristics (SS, SCK, MOSI, and MISO for SPI), refer to 3.3.11.

Table 35. SPI Characteristics

(Temperature: -40°C to $+85^{\circ}\text{C}$)


Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
f_{SCK1}	SPI clock frequency with strength on	SPI0, SPI1, SPI2 $2.7 \text{ V} \leq V_{DD} \leq 3.3 \text{ V}$	–	–	12	MHz
f_{SCK2}		SPI0, SPI1, SPI2 $V_{DD} \leq 5.5 \text{ V}$	–	–	12	MHz
f_{SCK3}	SPI clock frequency with strength off	SPI0, SPI1, SPI2 $2.7 \text{ V} \leq V_{DD} \leq 3.3 \text{ V}$	–	–	5	MHz
f_{SCK4}		SPI0, SPI1, SPI2 $V_{DD} \leq 5.5 \text{ V}$	–	–	10	MHz
Duty	Duty cycle of SPI frequency (SCK)	Slave Mode	30	50	70	%

4. Package Information

4.1 120-LQFP Package Information

120-LQFP is a 120-pin, 16 x 16 mm quad flat package.


Figure 21. Package Dimension (120-LQFP)



4.2 100-LQFP Package Information

100-LQFP is a 100-pin, 14 x 14 mm quad flat package.


Figure 22. Package Dimension (100-LQFP)



4.3 64-LQFP Package Information

64-LQFP is a 64-pin, 10 x 10 mm quad flat package.

Figure 23. Package Dimension (64-LQFP)



5. Ordering Information

Figure 24. A34M41x Series Device Ordering Information

		A34M41	8	Y	L	N	(T)
Device family name							
A34M41	Arm Cortex-M4F based microcontroller						
Code memory size							
8	512 KB						
6	256 KB						
4	128 KB						
Pin count							
Y	120-pin						
V	100-pin						
R	64-pin						
Package type							
L	LQFP1, 0.50 mm pin pitch						
Internal information							
N	Internal management code						
Packing							
None	Tray						
(T)	Tape & reel						

NOTE:

1. For a list of available options (memory, package, and so on) or further information on any aspect of this device, contact the nearest [ABOV sales office](#).

Glossary

This section gives a brief definition of acronyms and abbreviations used in this document:

- Word: Data of 32-bit length
- AHB: Advanced High-performance Bus
- APB: Advanced Peripheral Bus
- CRC: Cyclic Redundancy Check
- DMA: Direct Memory Access
- FRT: Free-Run Timer
- HSE: High-Speed External
- HSI: High-Speed Internal
- I2C: Inter-Integrated Circuit
- LSB: Least Significant Bit
- LQFP: Low-profile Quad Flat Package
- LSE: Low-Speed External
- LSI: Low-Speed Internal
- LVI: Low-Voltage Indicator
- LVR: Low-Voltage Reset
- MPWM: Motor Pulse Width Modulation
- MSB: Most Significant Bit
- OPAMP: Operational Amplifier
- PGM: Programming
- PLL: Phase-Locked Loop
- POR: Power-On Reset
- SCU: System Control Unit
- SPI: Serial Peripheral Interface
- UART: Universal Asynchronous Receiver Transmitter
- WDT: Watchdog Timer

Revision History

Revision	Date	Notes
1.00	Aug. 2, 2019	Initial release
1.01	Jan. 17, 2020	Fixed minor bugs and typos
1.02	Dec. 2, 2024	Updated the disclaimer
2.00	Apr. 9, 2025	• Fixed minor bugs and typos • Fixed invalid values in Table 20. Supply Current Characteristics • Added the HSEPLL condition in Table 20. Supply Current Characteristics • Revised document structure to match the standard template
2.01	May 11, 2026	• Revised the Power Supply Scheme figure and related descriptions - Added 0.1 μF and 1 μF capacitors for power supply description - Changed the location of the 22 μF capacitor - Revised the bypass capacitor description from 22 μF to 1 μF • Renamed the debugger tools to A-Link, A-LinkPro, and A-Link2 • Revised the I2C clock frequency symbol in Table 34. I2C Characteristics

Korea**Regional Office, Seoul
R&D, Marketing & Sales**

8th Fl., 330, Yeongdong-daero, Gangnam-gu, Seoul,
06177, Korea

Tel: +82-2-2193-2200
Fax: +82-2-508-6903

www.abovsemi.com

HQ, Ochang**R&D, QA, and Test Center**

37, Gangni 1-gil, Ochang-eup, Cheongwon-gun,
Chungcheongbuk-do, 28126, Korea

Tel: +82-43-219-5200
Fax: +82-43-217-3534

www.abovsemi.com

Domestic Sales

Tel: +82-2-2193-2206

Fax: +82-2-508-6903

Email: sales_kr@abov.co.kr

Global Sales

Tel: +82-2-2193-2281

Fax: +82-2-508-6903

Email: sales_gl@abov.co.kr

China Sales

Tel: +86-755-8287-2205

Fax: +86-755-8287-2204

Email: sales_cn@abov.co.kr

Japan Sales

Tel: +81-6-6225-7758

Email: sales_jp@abov.co.kr

ABOV Disclaimer**IMPORTANT NOTICE – PLEASE READ CAREFULLY**

ABOV Semiconductor ("ABOV") reserves the right to make changes, corrections, enhancements, modifications, and improvements to ABOV products and/or to this document at any time without notice. **ABOV DOES NOT GIVE WARRANTIES AS TO THE ACCURACY OR COMPLETENESS OF THE INFORMATION INCLUDED HEREIN.** Purchasers should obtain the latest relevant information on ABOV products before placing orders. Purchasers are entirely responsible for the choice, selection, and use of ABOV products and ABOV assumes no liability for application assistance or the design of purchasers' products. **NO LICENSE, EXPRESS OR IMPLIED, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY ABOV HEREIN. ABOV DISCLAIMS ALL EXPRESS AND IMPLIED WARRANTIES AND SHALL NOT BE RESPONSIBLE OR LIABLE FOR ANY INJURIES OR DAMAGES RELATED TO USE OF ABOV PRODUCTS IN SUCH UNAUTHORIZED APPLICATIONS.** ABOV and the ABOV logo are trademarks of ABOV. For additional information about ABOV trademarks, please refer to https://www.abov.co.kr/en/about/corporate_identity.php. All other products or service names are the property of their respective owners. Information in this document supersedes and replaces the information previously supplied in any former versions of this document.

© 2019 - 2026 ABOV Semiconductor – All rights reserved