

DS0106
Datasheet
Military ProASIC3/EL Low Power Flash FPGAs with
Flash*Freeze Technology



a  MICROCHIP company



Microsemi Corporate Headquarters
One Enterprise, Aliso Viejo,
CA 92656 USA
Within the USA: +1 (800) 713-4113
Outside the USA: +1 (949) 380-6100
Fax: +1 (949) 215-4996
Email: sales.support@microsemi.com
www.microsemi.com

© 2016–2018 Microsemi Corporation.
All rights reserved. Microsemi and the
Microsemi logo are trademarks of
Microsemi Corporation. All other
trademarks and service marks are the
property of their respective owners.

Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.

About Microsemi

Microsemi Corporation (Nasdaq: MSCC) offers a comprehensive portfolio of semiconductor and system solutions for aerospace & defense, communications, data center and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; enterprise storage and communication solutions, security technologies and scalable anti-tamper products; Ethernet solutions; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, California, and has approximately 4,800 employees globally. Learn more at www.microsemi.com.

Contents

1	Revision History	1
1.1	Revision 6.0	1
1.2	Revision 5.0	1
1.3	Revision 4.0	1
1.4	Revision 3.0	1
1.5	Revision 2.0	2
1.6	Revision 1.0	2
2	Military ProASIC3/EL Device Family Overview	4
2.1	General Description	4
2.1.1	Flash*Freeze Technology	4
2.1.2	Flash Advantages	5
2.1.3	Advanced Flash Technology	6
2.1.4	Advanced Architecture	6
2.1.5	Flash*Freeze Technology	8
2.1.6	VersaTiles	8
2.2	Features and Benefits	10
2.2.1	Military Temperature Tested and Qualified	10
2.2.2	Firm-Error Immune	10
2.2.3	Low Power	10
2.2.4	High Capacity	11
2.2.5	Reprogrammable Flash Technology	11
2.2.6	High Performance	11
2.2.7	In-System Programming (ISP) and Security	11
2.2.8	High-Performance Routing Hierarchy	11
2.2.9	Advanced and Pro (Professional) I/Os	11
2.2.10	Clock Conditioning Circuit (CCC) and PLL	11
2.2.11	SRAMs and FIFOs	12
2.2.12	ARM® Processor Support in ProASIC3/EL FPGAs	12
2.3	I/Os Per Package	13
2.3.1	Military ProASIC3/EL Device Status	13
2.4	Temperature Grade Offerings	14
2.4.1	Speed Grade and Temperature Grade Matrix	14
3	Military ProASIC3/EL DC and Switching Characteristics	15
3.1	General Specifications	15
3.1.1	Operating Conditions	15
3.1.2	I/O Power-Up and Supply Voltage Thresholds for Power-On Reset (Military)	17
3.1.3	Thermal Characteristics	19
3.1.4	Calculating Power Dissipation	21
3.1.5	User I/O Characteristics	31
3.1.6	Differential I/O Characteristics	97
3.1.7	DDR Module Specifications	112
3.1.8	VersaTile Characteristics	117
3.1.9	VersaTile Specifications as a Sequential Module	121
3.1.10	Global Resource Characteristics	124
3.1.11	Clock Conditioning Circuits	127
3.1.12	Embedded SRAM and FIFO Characteristics	130
3.1.13	Embedded FlashROM Characteristics	146
3.1.14	JTAG 1532 Characteristics	147

4	Pin Descriptions and Packaging	149
4.1	Supply Pins	149
4.1.1	GND Ground	149
4.1.2	GNDQ Ground (quiet)	149
4.1.3	VCC Core Supply Voltage	149
4.1.4	VCCIBx I/O Supply Voltage	149
4.1.5	VMVx I/O Supply Voltage (quiet)	149
4.1.6	VCCPLA/B/C/D/E/F PLL Supply Voltage	149
4.1.7	VCOMPLA/B/C/D/E/F PLL Ground	150
4.1.8	VJTAG JTAG Supply Voltage	150
4.1.9	VPUMP Programming Supply Voltage	150
4.2	User-Defined Supply Pins	150
4.2.1	VREF I/O Voltage Reference	150
4.3	User Pins	150
4.3.1	I/O—User Input/Output	150
4.3.2	GL—Globals	151
4.3.3	FF—Flash*Freeze Mode Activation Pin	151
4.4	JTAG Pins	151
4.4.1	TCK—Test Clock	152
4.4.2	TDI—Test Data Input	152
4.4.3	TDO—Test Data Output	152
4.4.4	TMS—Test Mode Select	152
4.4.5	TRST—Boundary Scan Reset Pin	152
4.5	Special Function Pins	152
4.5.1	NC—No Connect	152
4.5.2	DC—Do Not Connect	153
4.6	Packaging	153
4.7	Related Documents	153
4.7.1	User's Guides	153
4.7.2	Packaging	153
5	Package Pin Assignments	154
5.1	VQ100	154
5.2	PQ208	156
5.3	FG144	161
5.4	FG256	164
5.5	FG484	168
5.6	FG896	183
6	Ordering Information	192

Figures

Figure 1	Military ProASIC3 Device Architecture Overview with Four I/O Banks (A3P250, A3P600, and A3P1000)	7
Figure 2	Military ProASIC3EL Device Architecture Overview (A3PE600L and A3PE3000L)	7
Figure 3	Military ProASIC3EL Flash*Freeze Mode	8
Figure 4	VersaTile Configurations	8
Figure 5	High-Temperature Data Retention (HTR)	16
Figure 6	Devices Operating at 1.5 V Core – I/O State as a Function of VCCI and VCC Voltage Levels	18
Figure 7	Device Operating at 1.2 V Core Voltage – I/O State as a Function of VCCI and VCC Voltage Levels; Only A3PE600L and A3PE3000L Devices Operate at 1.2 V Core Voltage	19
Figure 8	Timing Model Operating Conditions: –1 Speed, Military Temperature Range (TJ = 125 °C), Worst-Case VCC = 1.14 V (example for A3PE3000L and A3PE600L)	31
Figure 9	Input Buffer Timing Model and Delays (Example)	32
Figure 10	Output Buffer Model and Delays (example)	33
Figure 11	Tristate Output Buffer Timing Model and Delays (example)	34
Figure 12	AC Loading	53
Figure 13	AC Loading	59
Figure 14	AC Loading	66
Figure 15	AC Loading	72
Figure 16	AC Loading	78
Figure 17	AC Loading	82
Figure 18	AC Loading	83
Figure 19	AC Loading	85
Figure 20	AC Loading	86
Figure 21	AC Loading	87
Figure 22	AC Loading	88
Figure 23	AC Loading	90
Figure 24	AC Loading	91
Figure 25	AC Loading	92
Figure 26	AC Loading	93
Figure 27	AC Loading	94
Figure 28	AC Loading	96
Figure 29	AC Loading	97
Figure 30	LVDS Circuit Diagram and Board-Level Implementation	98
Figure 31	B-LVDS/M-LVDS Multipoint Application Using LVDS I/O Buffers	100
Figure 32	LVPECL Circuit Diagram and Board-Level Implementation	100
Figure 33	Timing Model of Registered I/O Buffers with Synchronous Enable and Asynchronous Preset	102
Figure 34	Timing Model of the Registered I/O Buffers with Synchronous Enable and Asynchronous Clear	104
Figure 35	Input Register Timing Diagram	105
Figure 36	Output Register Timing Diagram	107
Figure 37	Output Enable Register Timing Diagram	110
Figure 38	Input DDR Timing Model	112
Figure 39	Input DDR Timing Diagram	113
Figure 40	Output DDR Timing Model	115
Figure 41	Output DDR Timing Diagram	116
Figure 42	Sample of Combinatorial Cells	118
Figure 43	Timing Model and Waveforms	119
Figure 44	Sample of Sequential Cells	121
Figure 45	Timing Model and Waveforms	122
Figure 46	Example of Global Tree Use in an A3P1000 Device for Clock Routing	124
Figure 47	Peak-to-Peak Jitter Definition	129
Figure 48	RAM Models	130
Figure 49	RAM Read for Pass-Through Output	131
Figure 50	RAM Read for Pipelined Output	131
Figure 51	RAM Write, Output Retained (WMODE = 0)	132

Figure 52	RAM Write, Output as Write Data (WMODE = 1)	132
Figure 53	RAM Reset	133
Figure 54	FIFO Model	138
Figure 55	FIFO Reset	139
Figure 56	FIFO EMPTY Flag and AEMPTY Flag Assertion	139
Figure 57	FIFO FULL Flag and AFULL Flag Assertion	140
Figure 58	FIFO EMPTY Flag and AEMPTY Flag Deassertion	140
Figure 59	FIFO FULL Flag and AFULL Flag Deassertion	140
Figure 60	Timing Diagram	146
Figure 61	Top-view of the VQ100 Package	154
Figure 62	Top-view of the PQ208 Package	156
Figure 63	Top-view of the FG144 Package	161
Figure 64	Top-view of the FG256 Package	164
Figure 65	Bottom-view of the FG484	168
Figure 66	Bottom-view of the FG896 Package	183
Figure 67	Military ProASIC3/EL Ordering Information	192

Tables

Table 1	Military ProASIC3/EL Low-Power Device	12
Table 2	I/Os Per Package	13
Table 3	Military ProASIC3/EL Device Status	13
Table 4	Temperature Grade Offerings	14
Table 5	Speed Grade and Temperature Grade Matrix	14
Table 6	Absolute Maximum Ratings	15
Table 7	Recommended Operating Conditions	15
Table 8	Flash Programming Limits – Retention, Storage and Operating Temperature	17
Table 9	Overshoot and Undershoot Limits	17
Table 10	Package Thermal Resistivities	20
Table 11	Temperature and Voltage Derating Factors for Timing Delays (normalized to $T_J = 125\text{ }^\circ\text{C}$, $V_{CC} = 1.14\text{ V}$) Applicable to A3PE600L and A3PE3000L Only	20
Table 12	Temperature and Voltage Derating Factors for Timing Delays (normalized to $T_J = 125\text{ }^\circ\text{C}$, $V_{CC} = 1.425\text{ V}$) Applicable to A3P250, A3P600, and A3P1000 Devices Only	20
Table 13	Power Supply State Per Mode	21
Table 14	Quiescent Supply Current (IDD) Characteristics, Flash*Freeze Mode	21
Table 15	Quiescent Supply Current (IDD) Characteristics, Sleep Mode ($V_{CC} = 0\text{ V}$)	21
Table 16	Quiescent Supply Current (IDD) Characteristics, Shutdown Mode	21
Table 17	Summary of I/O Input Buffer Power (Per Pin) – Default I/O Software Settings Applicable to Pro I/Os for A3PE600L and A3PE3000L Only	22
Table 18	Quiescent Supply Current (IDD), Static Mode and Active Mode	22
Table 19	Quiescent Supply Current (IDD) Characteristics for A3P250 and A3P1000	22
Table 20	Summary of I/O Input Buffer Power (per pin) – Default I/O Software Settings	23
Table 21	Summary of I/O Input Buffer Power (per pin) – Default I/O Software Settings	24
Table 22	Summary of I/O Output Buffer Power (per pin) – Default I/O Software Settings Applicable to Pro I/Os for A3PE600L and A3PE3000L Only	24
Table 23	Summary of I/O Output Buffer Power (per pin) – Default I/O Software Settings	25
Table 24	Summary of I/O Output Buffer Power (per pin) – Default I/O Software Settings	26
Table 25	Different Components Contributing to Dynamic Power Consumption in Military ProASIC3/EL Devices Operating at 1.2 V VCC	26
Table 26	Different Components Contributing to Dynamic Power Consumption in Military ProASIC3 and ProASIC3/EL Devices at 1.5 V VCC	27
Table 27	Different Components Contributing to the Static Power Consumption in Military ProASIC3/EL Devices	28
Table 28	Toggle Rate Guidelines Recommended for Power Calculation	30
Table 29	Enable Rate Guidelines Recommended for Power Calculation	30
Table 30	Summary of Maximum and Minimum DC Input and Output Levels Applicable to Military Conditions— Software Default Settings Applicable to Pro I/Os for A3PE600L and A3PE3000L Only	35
Table 31	Summary of Maximum and Minimum DC Input and Output Levels Applicable to Military Conditions— Software Default Settings Applicable to Advanced I/O Banks for A3P250, A3P600, and A3P1000 Only	36
Table 32	Summary of Maximum and Minimum DC Input and Output Levels Applicable to Military Conditions— Software Default Settings Applicable to Standard Plus I/O Banks for A3P250, A3P600, and A3P1000 Only	37
Table 33	Summary of Maximum and Minimum DC Input Levels Applicable to Military Conditions	37
Table 34	Summary of AC Measuring Points	38
Table 35	I/O AC Parameter Definitions	39
Table 36	Summary of I/O Timing Characteristics—Software Default Settings	39
Table 37	Summary of I/O Timing Characteristics—Software Default Settings	41
Table 38	Summary of I/O Timing Characteristics—Software Default Settings	42
Table 39	Summary of I/O Timing Characteristics—Software Default Settings	43
Table 40	Input Capacitance	44
Table 41	I/O Output Buffer Maximum Resistances Applicable to Pro I/Os for A3PE600L and A3PE3000L Only	44

Table 42	I/O Output Buffer Maximum Resistances Applicable to Advanced I/O Banks for A3P250 and A3P1000 Only	45
Table 43	I/O Output Buffer Maximum Resistances Applicable to Standard Plus I/O Banks for A3P250 and A3P1000 Only	46
Table 44	I/O Weak Pull-Up/Pull-Down Resistances Minimum and Maximum Weak Pull-Up/Pull-Down Resistance Values	47
Table 45	I/O Short Currents IOSH/IOSL Applicable to Pro I/Os for A3PE600L and A3PE3000L Only	48
Table 46	I/O Short Currents IOSH/IOSL Applicable to Advanced I/O Banks for A3P250 and A3P1000 Only	49
Table 47	I/O Short Currents IOSH/IOSL Applicable to Standard Plus I/O Banks for A3P250 and A3P1000 Only	50
Table 48	Schmitt Trigger Input Hysteresis, Hysteresis Voltage Value (typical) for Schmitt Mode Input Buffers Applicable to A3PE600L and A3PE3000L Only	50
Table 49	Duration of Short Circuit Event before Failure	51
Table 50	I/O Input Rise Time, Fall Time, and Related I/O Reliability	51
Table 51	Minimum and Maximum DC Input and Output Levels Applicable to Pro I/Os for A3PE600L and A3PE3000L Only	51
Table 52	Minimum and Maximum DC Input and Output Levels Applicable to Advanced I/O Banks for A3P250 and A3P1000 Only	52
Table 53	Minimum and Maximum DC Input and Output Levels Applicable to Standard Plus I/O Banks for A3P250 and A3P1000 Only	52
Table 54	AC Waveforms, Measuring Points, and Capacitive Loads	53
Table 55	3.3 V LVTTTL / 3.3 V LVCMOS Low Slew Military-Case Conditions: $T_J = 125^\circ\text{C}$, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 3.0 V Applicable to Pro I/Os for A3PE600L and A3PE3000L Only	53
Table 56	3.3 V LVTTTL / 3.3 V LVCMOS High Slew Military-Case Conditions: $T_J = 125^\circ\text{C}$, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 3.0 V Applicable to Pro I/Os for A3PE600L and A3PE3000L Only	54
Table 57	3.3 V LVTTTL / 3.3 V LVCMOS Low Slew Military-Case Conditions: $T_J = 125^\circ\text{C}$, VCC = 1.425 V, Worst-Case VCCI = 3.0 V Applicable to Pro I/Os for A3PE600L and A3PE3000L Only	54
Table 58	3.3 V LVTTTL / 3.3 V LVCMOS High Slew Military-Case Conditions: $T_J = 125^\circ\text{C}$, VCC = 1.425 V, Worst-Case VCCI = 3.0 V Applicable to Pro I/Os for A3PE600L and A3PE3000L Only	55
Table 59	3.3 V LVTTTL / 3.3 V LVCMOS Low Slew Military-Case Conditions: $T_J = 125^\circ\text{C}$, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 3.0 V Applicable to Advanced I/O Banks	55
Table 60	3.3 V LVTTTL / 3.3 V LVCMOS High Slew Military-Case Conditions: $T_J = 125^\circ\text{C}$, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 3.0 V Applicable to Advanced I/O Banks	56
Table 61	3.3 V LVTTTL / 3.3 V LVCMOS Low Slew Military-Case Conditions: $T_J = 125^\circ\text{C}$, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 3.0 V Applicable to Standard Plus I/O Banks	56
Table 62	3.3 V LVTTTL / 3.3 V LVCMOS High Slew Military-Case Conditions: $T_J = 125^\circ\text{C}$, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 3.0 V Applicable to Standard Plus I/O Banks	57
Table 63	Minimum and Maximum DC Input and Output Levels Applicable to Pro I/O Banks for A3PE600L and A3PE3000L Only	57
Table 64	Minimum and Maximum DC Input and Output Levels Applicable to Advanced I/O Banks	58
Table 65	Minimum and Maximum DC Input and Output Levels Applicable to Standard Plus I/O Banks	58
Table 66	AC Waveforms, Measuring Points, and Capacitive Loads	59
Table 67	3.3 V LVCMOS Wide Range Low Slew Military-Case Conditions: $T_J = 125^\circ\text{C}$, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 2.7 V Applicable to Pro I/Os for A3PE600L and A3PE3000L Only	59
Table 68	3.3 V LVCMOS Wide Range Low Slew Military-Case Conditions: $T_J = 125^\circ\text{C}$, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 2.7 V Applicable to Pro I/Os for A3PE600L and A3PE3000L Only	60
Table 69	3.3 V LVCMOS Wide Range High Slew Military-Case Conditions: $T_J = 125^\circ\text{C}$, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 2.7 V Applicable to Pro I/O Banks for A3PE600L and A3PE3000L Only	60
Table 70	3.3 V LVCMOS Wide Range High Slew Military-Case Conditions: $T_J = 125^\circ\text{C}$, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 2.7 V Applicable to Pro I/O Banks for A3PE600L and A3PE3000L Only	61
Table 71	3.3 V LVCMOS Wide Range Low Slew Military-Case Conditions: $T_J = 125^\circ\text{C}$, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 2.7 V Applicable to Advanced I/O Banks	62

Table 73	3.3 V LVCMOS Wide Range High Slew Military-Case Conditions: $T_J = 125^\circ\text{C}$, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 2.7 V Applicable to Advanced I/O Banks	62
Table 74	3.3 V LVCMOS Wide Range Low Slew Military-Case Conditions: $T_J = 125^\circ\text{C}$, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 2.7 V Applicable to Standard Plus I/O Banks . .	63
Table 75	3.3 V LVCMOS Wide Range High Slew Military-Case Conditions: $T_J = 125^\circ\text{C}$, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 2.7 V Applicable to Standard Plus I/O Banks . .	63
Table 76	Minimum and Maximum DC Input and Output Levels Applicable to Pro I/Os for A3PE600L and A3PE3000L Only	64
Table 77	Minimum and Maximum DC Input and Output Levels Applicable to Advanced I/O Banks	64
Table 78	Minimum and Maximum DC Input and Output Levels Applicable to Standard Plus I/O Banks for A3P250 and A3P1000 Only	65
Table 79	AC Waveforms, Measuring Points, and Capacitive Loads	66
Table 80	2.5 V LVCMOS: Low Slew Military-Case Conditions: $T_J = 125^\circ\text{C}$, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 2.3 V Applicable to Pro I/Os for A3PE600L and A3PE3000L Only	66
Table 81	2.5 V LVCMOS: High Slew Military-Case Conditions: $T_J = 125^\circ\text{C}$, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 2.3 V Applicable to Pro I/Os for A3PE600L and A3PE3000L Only	66
Table 82	2.5 V LVCMOS: Low Slew Military-Case Conditions: $T_J = 125^\circ\text{C}$, VCC = 1.425 V, Worst-Case VCCI = 2.3 V Applicable to Pro I/Os for A3PE600L and A3PE3000L Only	67
Table 83	2.5 V LVCMOS: High Slew Military-Case Conditions: $T_J = 125^\circ\text{C}$, VCC = 1.425 V, Worst-Case VCCI = 2.3 V Applicable to Pro I/Os for A3PE600L and A3PE3000L Only	67
Table 84	2.5 V LVCMOS: Low Slew Military-Case Conditions: $T_J = 125^\circ\text{C}$, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 2.3 V Applicable to Advanced I/O Banks	68
Table 85	2.5 V LVCMOS: High Slew Military-Case Conditions: $T_J = 125^\circ\text{C}$, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 2.3 V Applicable to Advanced I/O Banks	68
Table 86	2.5 V LVCMOS: Low Slew Military-Case Conditions: $T_J = 125^\circ\text{C}$, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 2.3 V Applicable to Standard Plus I/O Banks	69
Table 87	2.5 V LVCMOS: High Slew Military-Case Conditions: $T_J = 125^\circ\text{C}$, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 2.3 V Applicable to Standard Plus I/O Banks	69
Table 88	Minimum and Maximum DC Input and Output Levels Applicable to Pro I/Os for A3PE600L and A3PE3000L Only	70
Table 89	Minimum and Maximum DC Input and Output Levels Applicable to Advanced I/O Banks	71
Table 90	Minimum and Maximum DC Input and Output Levels Applicable to Standard Plus I/O Banks . . .	71
Table 91	AC Waveforms, Measuring Points, and Capacitive Loads	72
Table 92	1.8 V LVCMOS: Low Slew Military-Case Conditions: $T_J = 125^\circ\text{C}$, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 1.7 V Applicable to Pro I/Os for A3PE600L and A3PE3000L Only	72
Table 93	1.8 V LVCMOS: High Slew Military-Case Conditions: $T_J = 125^\circ\text{C}$, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 1.7 V Applicable to Pro I/Os for A3PE600L and A3PE3000L Only	72
Table 94	1.8 V LVCMOS: Low Slew Military-Case Conditions: $T_J = 125^\circ\text{C}$, VCC = 1.425 V, Worst-Case VCCI = 1.7 V Applicable to Pro I/Os for A3PE600L and A3PE3000L Only	73
Table 95	1.8 V LVCMOS: High Slew Military-Case Conditions: $T_J = 125^\circ\text{C}$, VCC = 1.425 V, Worst-Case VCCI = 1.7 V Applicable to Pro I/Os for A3PE600L and A3PE3000L Only	74
Table 96	1.8 V LVCMOS: Low Slew Military-Case Conditions: $T_J = 125^\circ\text{C}$, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 1.7 V Applicable to Advanced I/O Banks	74
Table 97	1.8 V LVCMOS: High Slew Military-Case Conditions: $T_J = 125^\circ\text{C}$, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 1.7 V Applicable to Advanced I/O Banks	75
Table 98	1.8 V LVCMOS: Low Slew Military-Case Conditions: $T_J = 125^\circ\text{C}$, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 1.7 V Applicable to Standard Plus I/O Banks	75
Table 99	1.8 V LVCMOS: High Slew Military-Case Conditions: $T_J = 125^\circ\text{C}$, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 1.7 V Applicable to Standard Plus I/O Banks	76
Table 100	Minimum and Maximum DC Input and Output Levels Applicable to Pro I/Os for A3PE600L and A3PE3000L Only	76
Table 101	Minimum and Maximum DC Input and Output Levels Applicable to Advanced I/O Banks for A3P250 and A3P1000 Only	77
Table 102	Minimum and Maximum DC Input and Output Levels Applicable to Standard Plus I/O Banks . . .	77
Table 103	AC Waveforms, Measuring Points, and Capacitive Loads	78
Table 104	1.5 V LVCMOS: Low Slew Military-Case Conditions: $T_J = 125^\circ\text{C}$, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 1.4 V Applicable to Pro I/Os for A3PE600L and A3PE3000L Only	78
Table 105	1.5 V LVCMOS: High Slew Military-Case Conditions: $T_J = 125^\circ\text{C}$, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 1.4 V Applicable to Pro I/Os for A3PE600L and A3PE3000L Only	78

Table 106	1.5 V LVCMOS: Low Slew Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, $V_{CC} = 1.425\text{ V}$, Worst-Case VCCI = 1.4 V Applicable to Pro I/Os for A3PE600L and A3PE3000L Only	79
Table 107	1.5 V LVCMOS: High Slew Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, $V_{CC} = 1.425\text{ V}$, Worst-Case VCCI = 1.4 V Applicable to Pro I/Os for A3PE600L and A3PE3000L Only	79
Table 108	1.5 V LVCMOS: Low Slew Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 1.4 V Applicable to Advanced I/O Banks	80
Table 109	1.5 V LVCMOS: High Slew Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 1.4 V Applicable to Advanced I/O Banks	80
Table 110	1.5 V LVCMOS: Low Slew Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 1.4 V Applicable to Standard Plus I/O Banks	81
Table 111	1.5 V LVCMOS: High Slew Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 1.4 V Applicable to Standard Plus I/O Banks	81
Table 112	Minimum and Maximum DC Input and Output Levels Applicable to Pro I/O Banks for A3PE600L and A3PE3000L Only	82
Table 113	AC Waveforms, Measuring Points, and Capacitive Loads	82
Table 114	1.2 V LVCMOS: Low Slew Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 1.4 V Applicable to Pro I/O Banks for A3PE600L and A3PE3000L Only	82
Table 115	1.2 V LVCMOS: High Slew Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 1.4 V Applicable to Pro I/O Banks for A3PE600L and A3PE3000L Only	83
Table 116	Minimum and Maximum DC Input and Output Levels Applicable to Pro I/O Banks for A3PE600L and A3PE3000L Operating at 1.2 V Core Voltage	83
Table 117	AC Waveforms, Measuring Points, and Capacitive Loads	83
Table 118	1.2 V LVCMOS Wide Range Low Slew Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 1.4 V Applicable to Pro I/O Banks for A3PE600L and A3PE3000L Only	84
Table 119	1.2 V LVCMOS Wide Range High Slew Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 1.4 V Applicable to Pro I/O Banks for A3PE600L and A3PE3000L Only	84
Table 120	Minimum and Maximum DC Input and Output Levels	84
Table 121	AC Waveforms, Measuring Points, and Capacitive Loads	85
Table 122	3.3 V PCI/PCI-X: Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 3.0 V Applicable to Pro I/Os for A3PE600L and A3PE3000L Only	85
Table 123	3.3 V PCI/PCI-X: Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, $V_{CC} = 1.425\text{ V}$, Worst-Case VCCI = 3.0 V	85
Table 124	3.3 V PCI/PCI-X: Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 3.0 V Applicable to Advanced I/O Banks	85
Table 125	3.3 V PCI/PCI-X: Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 3.0 V Applicable to Standard Plus I/O Banks	86
Table 126	Minimum and Maximum DC Input and Output Levels	86
Table 127	AC Waveforms, Measuring Points, and Capacitive Loads	86
Table 128	3.3 V GTL: Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 3.0 V, $V_{REF} = 0.8\text{ V}$ Applicable to Pro I/Os for A3PE600L and A3PE3000L Only	87
Table 129	3.3 V GTL: Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, $V_{CC} = 1.425\text{ V}$, Worst-Case VCCI = 3.0 V, $V_{REF} = 0.8\text{ V}$ Applicable to Pro I/Os for A3PE600L and A3PE3000L Only	87
Table 130	Minimum and Maximum DC Input and Output Levels	87
Table 131	AC Waveforms, Measuring Points, and Capacitive Loads	87
Table 132	2.5 V GTL: Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 3.0 V, $V_{REF} = 0.8\text{ V}$ Applicable to Pro I/Os for A3PE600L and A3PE3000L Only	88
Table 133	2.5 V GTL: Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, $V_{CC} = 1.425\text{ V}$, Worst-Case VCCI = 3.0 V, $V_{REF} = 0.8\text{ V}$ Applicable to Pro I/Os for A3PE600L and A3PE3000L Only	88
Table 134	Minimum and Maximum DC Input and Output Levels	88
Table 135	AC Waveforms, Measuring Points, and Capacitive Loads	89
Table 136	3.3 V GTL+: Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 3.0 V, $V_{REF} = 1.0\text{ V}$ Applicable to Pro I/Os for A3PE600L and A3PE3000L Only	89
Table 137	3.3 V GTL+: Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, $V_{CC} = 1.425\text{ V}$, Worst-Case VCCI = 3.0 V,	

	VREF = 1.0 V Applicable to Pro I/Os for A3PE600L and A3PE3000L Only	89
Table 138	Minimum and Maximum DC Input and Output Levels	89
Table 139	AC Waveforms, Measuring Points, and Capacitive Loads	90
Table 140	2.5 V GTL+: Military-Case Conditions: $T_J = 125^\circ\text{C}$, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 2.3 V, VREF = 1.0 V Applicable to Pro I/Os for A3PE600L and A3PE3000L Only	90
Table 141	2.5 V GTL+: Military-Case Conditions: $T_J = 125^\circ\text{C}$, VCC = 1.425 V, Worst-Case VCCI = 2.3 V, VREF = 1.0 V Applicable to Pro I/Os for A3PE600L and A3PE3000L Only	90
Table 142	Minimum and Maximum DC Input and Output Levels	90
Table 143	AC Waveforms, Measuring Points, and Capacitive Loads	91
Table 144	HSTL Class I: Military-Case Conditions: $T_J = 125^\circ\text{C}$, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 1.4 V, VREF = 0.75 V Applicable to Pro I/Os for A3PE600L and A3PE3000L Only	91
Table 145	HSTL Class I: Military-Case Conditions: $T_J = 125^\circ\text{C}$, VCC = 1.425 V, Worst-Case VCCI = 1.4 V, VREF = 0.75 V Applicable to Pro I/Os for A3PE600L and A3PE3000L Only	91
Table 146	Minimum and Maximum DC Input and Output Levels	92
Table 147	AC Waveforms, Measuring Points, and Capacitive Loads	92
Table 148	HSTL Class II Military-Case Conditions: $T_J = 125^\circ\text{C}$, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 1.4 V, VREF = 0.75 V Applicable to Pro I/Os for A3PE600L and A3PE3000L Only	92
Table 149	HSTL Class II Military-Case Conditions: $T_J = 125^\circ\text{C}$, VCC = 1.425 V, Worst-Case VCCI = 1.4 V, VREF = 0.75 V Applicable to Pro I/Os for A3PE600L and A3PE3000L Only	93
Table 150	Minimum and Maximum DC Input and Output Levels	93
Table 151	AC Waveforms, Measuring Points, and Capacitive Loads	93
Table 152	SSTL2 Class I: Military-Case Conditions: $T_J = 125^\circ\text{C}$, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 2.3 V, VREF = 1.25 V Applicable to Pro I/Os for A3PE600L and A3PE3000L Only	94
Table 153	SSTL2 Class I Military-Case Conditions: $T_J = 125^\circ\text{C}$, VCC = 1.425 V, Worst-Case VCCI = 2.3 V, VREF = 1.25 V Applicable to Pro I/Os for A3PE600L and A3PE3000L Only	94
Table 154	Minimum and Maximum DC Input and Output Levels	94
Table 155	AC Waveforms, Measuring Points, and Capacitive Loads	95
Table 156	SSTL2 Class II Military-Case Conditions: $T_J = 125^\circ\text{C}$, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 2.3 V, VREF = 1.25 V Applicable to Pro I/Os for A3PE600L and A3PE3000L Only	95
Table 157	SSTL2 Class II Military-Case Conditions: $T_J = 125^\circ\text{C}$, VCC = 1.425 V, Worst-Case VCCI = 2.3 V, VREF = 1.25 V Applicable to Pro I/Os for A3PE600L and A3PE3000L Only	95
Table 158	Minimum and Maximum DC Input and Output Levels	95
Table 159	AC Waveforms, Measuring Points, and Capacitive Loads	96
Table 160	SSTL3 Class I: Military-Case Conditions: $T_J = 125^\circ\text{C}$, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 3.0 V, VREF = 1.5 V Applicable to Pro I/Os for A3PE600L and A3PE3000L Only	96
Table 161	SSTL3 Class I: Military-Case Conditions: $T_J = 125^\circ\text{C}$, VCC = 1.425 V, Worst-Case VCCI = 3.0 V, VREF = 1.5 V Applicable to Pro I/Os for A3PE600L and A3PE3000L Only	96
Table 162	Minimum and Maximum DC Input and Output Levels	96
Table 163	AC Waveforms, Measuring Points, and Capacitive Loads	97
Table 164	SSTL3 Class II: Military-Case Conditions: $T_J = 125^\circ\text{C}$, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 3.0 V, VREF = 1.5 V Applicable to Pro I/Os for A3PE600L and A3PE3000L Only	97
Table 165	SSTL3 Class II: Military-Case Conditions: $T_J = 125^\circ\text{C}$, VCC = 1.425 V, Worst-Case VCCI = 3.0 V, VREF = 1.5 V Applicable to Pro I/Os for A3PE600L and A3PE3000L Only	97
Table 166	Minimum and Maximum DC Input and Output Levels	98
Table 167	AC Waveforms, Measuring Points, and Capacitive Loads	99
Table 168	LVDS: Military-Case Conditions: $T_J = 125^\circ\text{C}$, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 2.3 V	99
Table 169	LVDS: Military-Case Conditions: $T_J = 125^\circ\text{C}$, VCC = 1.425 V, Worst-Case VCCI = 2.3 V	99

Table 170	LVDS: Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 2.3 V	99
Table 171	Minimum and Maximum DC Input and Output Levels	100
Table 172	AC Waveforms, Measuring Points, and Capacitive Loads	101
Table 173	LVPECL Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 3.0 V Applicable to Pro I/Os for A3PE600L and A3PE3000L Only	101
Table 174	LVPECL Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, VCC = 1.425 V, Worst-Case VCCI = 3.0 V	101
Table 175	LVPECL Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 3.0 V Applicable to Advanced I/O Banks for A3P250 and A3P1000 Only	101
Table 176	Parameter Definition and Measuring Nodes	102
Table 177	Parameter Definition and Measuring Nodes	104
Table 178	Input Data Register Propagation Delays Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, Worst-Case VCC = 1.14 V for A3PE600L and A3PE3000L	106
Table 179	Input Data Register Propagation Delays	106
Table 180	Input Data Register Propagation Delays	107
Table 181	Output Data Register Propagation Delays Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, Worst-Case VCC = 1.14 V for A3PE600L and A3PE3000L	108
Table 182	Output Data Register Propagation Delays Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, VCC = 1.425 V for A3PE600L and A3PE3000L	108
Table 183	Output Data Register Propagation Delays Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, Worst-Case VCC = 1.425 V for A3P250, A3P600, and A3P1000	109
Table 184	Output Enable Register Propagation Delays: Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, Worst-Case VCC = 1.14 V for A3PE600L and A3PE3000L	110
Table 185	Output Enable Register Propagation Delays: Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, VCC = 1.425 V for A3PE600L and A3PE3000L	111
Table 186	Output Enable Register Propagation Delays: Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, Worst-Case VCC = 1.425 V for A3P250, A3P600, and A3P1000	111
Table 187	Parameter Definitions	112
Table 188	Input DDR Propagation Delays: Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, Worst-Case VCC = 1.14 V for A3PE600L and A3PE3000L	113
Table 189	Input DDR Propagation Delays: Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, VCC = 1.425 V for any A3PE600L/A3PE3000L	113
Table 190	Input DDR Propagation Delays: Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, Worst-Case VCC = 1.425 V for A3P250, A3P600, and A3P1000	114
Table 191	Parameter Definitions	115
Table 192	Output DDR Propagation Delays: Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, Worst-Case VCC = 1.14 V for A3PE600L and A3PE3000L	116
Table 193	Output DDR Propagation Delays: Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, VCC = 1.425 V for A3PE600L and A3PE3000L	116
Table 194	Output DDR Propagation Delays: Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, Worst-Case VCC = 1.425 V for A3P250, A3P600, and A3P1000	117
Table 195	Combinatorial Cell Propagation Delays: Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, Worst-Case VCC = 1.14 V for A3PE600L and A3PE3000L	120
Table 196	Combinatorial Cell Propagation Delays: Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, VCC = 1.425 V for any A3PE600L/A3PE3000L	120
Table 197	Combinatorial Cell Propagation Delays: Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, Worst-Case VCC = 1.425 V for A3P250, A3P600, and A3P1000	120
Table 198	Register Delays: Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, Worst-Case VCC = 1.14 V for A3PE600L and A3PE3000L	122
Table 199	Register Delays: Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, VCC = 1.425 V for A3PE600L and A3PE3000L	123
Table 200	Register Delays: Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, Worst-Case VCC = 1.425 V for A3P250, A3P600, and A3P1000	123
Table 201	A3PE600L Global Resource: Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, VCC = 1.14 V	125
Table 202	A3PE3000L Global Resource: Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, VCC = 1.14 V	125
Table 203	A3PE600L Global Resource: Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, VCC = 1.425 V	126
Table 204	A3PE3000L Global Resource: Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, VCC = 1.425 V	126
Table 205	A3P250 Global Resource: Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, VCC = 1.425 V	126
Table 206	Military ProASIC3/EL CCC/PLL Specification . . . For Devices Operating at 1.2 V DC Core Voltage:	

	Applicable to A3PE600L and A3PE3000L Only	127
Table 207	A3P1000 Global Resource: Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, $V_{CC} = 1.425\text{ V}$	127
Table 208	Military ProASIC3/EL CCC/PLL Specification . For Devices Operating at 1.5 V DC Core Voltage	128
Table 209	RAM4K9: Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, Worst-Case $V_{CC} = 1.14\text{ V}$ for A3PE600L and A3PE3000L	133
Table 210	RAM4K9: Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, $V_{CC} = 1.425\text{ V}$ for A3PE600L and A3PE3000L	134
Table 211	RAM4K9: Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, Worst-Case $V_{CC} = 1.425\text{ V}$ for A3P250, A3P600, and A3P1000	134
Table 212	RAM512X18: Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, Worst-Case $V_{CC} = 1.14\text{ V}$ for A3PE600L and A3PE3000L	135
Table 213	RAM512X18: Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, $V_{CC} = 1.425\text{ V}$ for A3PE600L and A3PE3000L	136
Table 214	RAM512X18: Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, Worst-Case $V_{CC} = 1.425\text{ V}$ for A3P250, A3P600, and A3P1000	136
Table 215	FIFO Worst Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, $V_{CC} = 1.14\text{ V}$ for A3PE600L and A3PE3000L	140
Table 216	FIFO Worst Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, $V_{CC} = 1.425\text{ V}$ for A3PE600L and A3PE3000L	141
Table 217	FIFO Worst Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, $V_{CC} = 1.425\text{ V}$ for A3P1000	142
Table 218	FIFO Worst Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, $V_{CC} = 1.425\text{ V}$ for A3P250 (256×16)	142
Table 219	FIFO Worst Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, $V_{CC} = 1.425\text{ V}$ for A3P250 (512×8)	143
Table 220	FIFO Worst Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, $V_{CC} = 1.425\text{ V}$ for A3P250 (1k×4)	144
Table 221	FIFO Worst Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, $V_{CC} = 1.425\text{ V}$ for A3P250 (2k×2)	144
Table 222	FIFO Worst Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, $V_{CC} = 1.425\text{ V}$ for A3P250 (4k×1)	145
Table 223	Embedded FlashROM Access Time Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, Worst-Case $V_{CC} = 1.14\text{ V}$ for A3PE600L and A3PE3000L	146
Table 224	Embedded FlashROM Access Time Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, $V_{CC} = 1.425\text{ V}$ for A3PE600L and A3PE3000L	146
Table 225	Embedded FlashROM Access Time Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, Worst-Case $V_{CC} = 1.425\text{ V}$ for A3P250, A3P600, and A3P1000	147
Table 226	JTAG 1532 Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, Worst-Case $V_{CC} = 1.14\text{ V}$ for A3PE600L and A3PE3000L	147
Table 227	JTAG 1532: Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, Worst-Case $V_{CC} = 1.425\text{ V}$ for All Dies	147
Table 228	Flash*Freeze Pin Location in Military ProASIC3/EL Packages (device-independent)	151
Table 229	Recommended Tie-Off Values for the TCK and TRST Pins	152
Table 230	VQ100: Pin Numbers and A3P250 Function	155
Table 231	PQ208: A3P1000 Pin Number and its Associated Function	156
Table 232	PQ208: A3P600 Pin Names and its Functions	159
Table 233	FG144: Pin Number and its Function	162
Table 234	FG256: A3P1000 Pin Numbers and its Associated Functions	164
Table 235	FG484: A3PE600L Pin Numbers and its Associated Functions	168
Table 236	FG484: A3P1000 Pin Numbers and its Associated Functions	173
Table 237	FG484: A3PE3000L Pin Number and its Associated Functions	178
Table 238	FG896: A3PE3000L Pin Number and its Associated Functions	183

1 Revision History

The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the most current publication.

1.1 Revision 6.0

Revision 6.0 of this document was updated in October 2018. The following was the summary of changes:

- Added the A3P600 device name and its associated details across this document. For more information, see [Table 1](#), page 12, [Table 2](#), page 13, [Table 3](#), page 13, [Table 4](#), page 14, and [Table 232](#), page 159.
- Added the High-Temperature Data Retention (HTR) figure. For more information, see [Figure 5](#), page 16.

1.2 Revision 5.0

Revision 5.0 of this document was published in September 2014. The following was a summary of the changes:

- Updated FG896 package in the [Table 2](#), page 13 (SAR34171).
- Removed reference to JTAG interface operated at 3.3 V from "Advanced Architecture" section (SAR 34686).
- Fixed table note (1) in [Table 6](#), page 15 (SAR 47815).
- Deleted ambient temp row and modified notes in [Table 7](#), page 15 (SAR 59413).
- Removed "5 V-tolerant input buffer and push-pull output buffer" from "2.5 V LVCMOS" section" (SAR 24916).
- Removed table notes referencing +/-5% and 350mV differential voltage from [Table 166](#), page 98 (SAR34810).
- DDR frequency added to [Table 188](#), page 113, [Table 189](#), page 113, [Table 190](#), page 114, [Table 192](#), page 116, [Table 193](#), page 116, [Table 191](#), page 115 (SAR 56034).
- Table note (3) added to [Table 207](#), page 127 and [Table 208](#), page 128 to clarify delay increments (SAR 34821).
- Terminology clarified in [Table 209](#), page 133, [Table 210](#), page 134, [Table 211](#), page 134, [Table 212](#), page 135, [Table 213](#), page 136, [Table 214](#), page 136, [Table 215](#), page 140, [Table 216](#), page 141, [Table 217](#), page 142, [Table 218](#), page 142, [Table 219](#), page 143, [Table 220](#), page 144, [Table 221](#), page 144, [Table 222](#), page 145, [Figure 49](#), page 131, [Figure 49](#), page 131, [Figure 50](#), page 131, [Figure 51](#), page 132, [Figure 52](#), page 132 and [Table 53](#), page 52 (SAR38237).
- Revised statement in [VMVx I/O Supply Voltage \(quiet\)](#), page 149 per (SAR 38324).
- Libero IDE revised to SoC throughout (SAR40287).

1.3 Revision 4.0

Revision 4.0 of this document was published in April 2014. The following was a summary of the changes:

- Added FG256 under A3P1000 in [Table 3](#), page 13, in [I/Os Per Package](#), page 13, [Temperature Grade Offerings](#), page 14, "FG256" section, and [Table 10](#), page 20 (SAR 56384). Added Note for Speed Grade in [Ordering Information](#), page 192. Also added missing details for FG484 for A3P1000 to [Table 10](#), page 20 (SAR 56384).
- Added details related to Speed Grade 2 to the [Ordering Information](#), page 192 and the [Speed Grade and Temperature Grade Matrix](#), page 14 (SAR 56384).
- Changed Actel references to Microsemi.

1.4 Revision 3.0

Revision 3.0 of this document was published in September 2012. The following was a summary of the changes:

- The [Security](#), page 5 section was modified to clarify that Microsemi does not support read-back of programmed data.

1.5 Revision 2.0

Revision 2.0 of this document was published in June 2012. The following was a summary of the changes:

- The FG484 package was added for A3P1000 in [Table 1](#), page 12, the [Table 2](#), page 13 table, and the "Temperature Grade Offerings" table (SAR 39010).
- The [FG484](#), page 168 pin table for A3P1000 has been added (SAR 39010).

1.6 Revision 1.0

Revision 1.0 of this document was published in June 2011. The following was a summary of the changes:

- In the [High Performance](#), page 11, 66-Bit PCI was corrected to 64-Bit PCI (SAR 31977).
- The A3P250 device and VQ100 package were added to product tables in the [Military ProASIC3/EL DC and Switching Characteristics](#), page 15 chapter (SAR 30526).
- The Y security option and Licensed DPA Logo were added to the [Ordering Information](#), page 192. The trademarked Licensed DPA Logo identifies that a product is covered by a DPA counter-measures license from Cryptography Research (SAR 32151).
- The A3P250 device was added to applicable tables in the [Military ProASIC3/EL DC and Switching Characteristics](#), page 15 chapter (SAR 30526).
- The A3P250 device was added to applicable tables in the [Military ProASIC3/EL DC and Switching Characteristics](#), page 15 chapter (SAR 30526).
- The VPUMP voltage for operation mode was changed from "0 to 3.45 V" to "0 to 3.6 V" in [Table 7](#), page 15 (SAR 25220).
- 3.3 V LVCMOS wide range and 1.2 V LVCMOS wide range were added to applicable tables in the following sections (SAR 28061):
 - [Table 7](#), page 15
 - [Power per I/O Pin](#), page 22
 - [Overview of I/O Performance](#), page 35
 - [Summary of I/O Timing Characteristics – Default I/O Software Settings](#), page 38
 - [User I/O Characteristics](#), page 31
 - [Detailed I/O DC Characteristics](#), page 44
 - [Single-Ended I/O Characteristics](#), page 51 (SAR 31925)
- The [Quiescent Supply Current](#), page 21 was updated.
 - [Table 13](#), page 21 is new (SAR 24882, 24112, 32549).
- New values were added to the following tables (SAR 30619):
 - [Table 14](#), page 21
 - [Table 16](#), page 21
 - [Table 17](#), page 22 (the name of this table changed from "No Flash*Freeze Mode" to "Static Mode and Active Mode" per SAR 32549)
 - [Table 18](#), page 22
- The military maximum current for A3P1000 was revised in the following table (SAR 30620):
 - [Table 18](#), page 22
- All timing and power tables were updated to reflect changes in the software resulting from characterization and bug fixes (SAR 32394).
- In the following tables for A3P250 and A3P1000, the note regarding dynamic power was revised to, "Dynamic Power consumption is given for software default drive strength and output slew. Output load is lower than the software default" (SAR 32449).
 - [Table 23](#), page 25
 - [Table 24](#), page 26
- Values for A3PE600L and A3P250 were added to [Table 26](#), page 27. Values in the table, and in [Table 25](#), page 26, were updated were updated to reflect changes in the software resulting from characterization and bug fixes (SAR 30528).
- [Table 27](#), page 28 and the [Total Static Power Consumption—PSTAT](#), page 28 calculation were updated to add PDC0 (SAR 32549).
- The [Timing Model](#), page 31 was updated (SAR 29793).
- The title of [Table 34](#), page 38 was changed from "Summary of AC Memory Points" (SAR 32446).
- The following note was added to [Table 36](#), page 39, and [Table 37](#), page 41, Summary of I/O Timing Characteristics (SAR 32449):

- "Output delays provided in this table were extracted with an output load indicated in the Capacitive Load column. For a specific output load, refer to Designer software."
- Resistances and short circuit currents were updated (SARs 29793, 31717):
 - [Table 41](#), page 44
 - [Table 45](#), page 48 (SAR 31717)
 - Tables for Pro I/Os in the [Single-Ended I/O Characteristics](#), page 51 (SAR 31717).
- The drive strength was changed from 25 mA to 20 mA for 3.3 V and 2.5 V GTL (SAR 31978). This affects the following tables:
 - [Table 30](#), page 35
 - [Table 36](#), page 39 (SAR 32394)
 - [Table 37](#), page 41
 - [Table 41](#), page 44
 - [Table 45](#), page 48
 - [Table 126](#), page 86
 - [Table 130](#), page 87
- The values in [Table 44](#), page 47 were revised (SAR 29793, 28061).
- The AC Loading diagrams in the [Single-Ended I/O Characteristics](#), page 51 were updated to match summary of I/O timing tables in the [Summary of I/O Timing Characteristics – Default I/O Software Settings](#), page 38 (SAR 32449).
- The tables in the [Voltage-Referenced I/O Characteristics](#), page 86 and [Differential I/O Characteristics](#), page 97 were updated with current values (SARs 29793, 32391, 32394).
- Two note references were added to [Table 166](#), page 98 to clarify the following notes: $\pm 5\%$ [VCCI] and differential input voltage = ± 350 mV [VDIFF] (SAR 29428).
- The [Global Tree Timing Characteristics](#), page 124 was updated.
 - [Table 205](#), page 126 is new (SAR 30526).
 - Available values were added or revised in the following tables (SAR 30698):
 - [Table 201](#), page 125
 - [Table 206](#), page 127
 - [Table 203](#), page 126
- [Table 207](#), page 127 and [Military ProASIC3/EL CCC/PLL Specification For Devices Operating at 1.5 V DC Core Voltage](#), page 128 were updated with current values (SAR 32521).
- The following figures were removed (SAR 29991):
 - [Figure 2-49 • Write Access after Write onto Same Address](#)
 - [Figure 2-50 • Read Access after Write onto Same Address](#)
 - [Figure 2-51 • Write Access after Read onto Same Address](#)
- The naming of the address collision parameters in the [SRAM Timing Characteristics](#), page 133 was changed, and values were updated accordingly (SAR 29991).
- The values for t_{CKQ1} in [Table 209](#), page 133, [Table 210](#), page 134, and [Table 211](#), page 134 were reversed with respect to WMODE and have been corrected (SAR 32343).
- [Table 218](#), page 142 through [Table 222](#), page 145 are new (SAR 32394).
- Tables in the [Embedded FlashROM Characteristics](#), page 146 were updated (SAR 32392).
- The [Pin Descriptions and Packaging](#), page 149 chapter was added (SAR 21642).
- Package names used in the [Package Pin Assignments](#), page 154 were revised to match standards given in [Package Mechanical Drawings](#) (SAR 27395).
- The [VQ100](#), page 154 pin table for A3P250 is new (SAR 31975).
- The [FG484](#), page 168 pin table for A3P1000 was updated to remove the Flash*Freeze (FF) designation from pin L3. This package does not support Flash*Freeze functionality. Pin W6 of the [FG484](#), page 168 for A3PE600L was designated as the Flash*Freeze control pin for that package (SAR 24084).

2 Military ProASIC3/EL Device Family Overview

2.1 General Description

The military ProASIC3/EL family of flash FPGAs dramatically reduces dynamic power consumption by 40% and static power by 50%. These power savings are coupled with performance, density, true single chip, 1.2 V to 1.5 V core and I/O operation, reprogrammability, and advanced features.

Microsemi's proven Flash*Freeze technology enables military ProASIC3EL device users to shut off dynamic power instantaneously and switch the device to static mode without the need to switch off clocks or power supplies, and retaining internal states of the device. This greatly simplifies power management. In addition, optimized software tools using power-driven layout provide instant push-button power reduction.

Nonvolatile flash technology gives military ProASIC3/EL devices the advantage of being a secure, low-power, single-chip solution that is live at power-up (LAPU). Military ProASIC3/EL devices offer dramatic dynamic power savings, giving FPGA users flexibility to combine low power with high performance.

These features enable designers to create high-density systems using existing ASIC or FPGA design flows and tools.

Military ProASIC3/EL devices offer 1 kbit of on-chip, reprogrammable, nonvolatile FlashROM storage as well as clock conditioning circuitry (CCC) based on an integrated phase-locked loop (PLL). Military ProASIC3/EL devices support devices from 250K system gates to 3 million system gates with up to 504 kbits of true dual-port SRAM and 620 user I/Os.

M1 military ProASIC3/EL devices support the high-performance, 32-bit Cortex-M1 processor developed by ARM for implementation in FPGAs. ARM Cortex-M1 is a soft processor that is fully implemented in the FPGA fabric. It has a three-stage pipeline that offers a good balance between low-power consumption and speed when implemented in an M1 military ProASIC3/EL device. The processor runs the ARMv6-M instruction set, has a configurable nested interrupt controller, and can be implemented with or without the debug block. ARM Cortex-M1 is available at no cost from Microsemi for use in M1 military ProASIC3/EL FPGAs.

The ARM-enabled devices have ordering numbers that begin with M1 and do not support AES decryption.

2.1.1 Flash*Freeze Technology¹

Military ProASIC3EL devices offer Flash*Freeze technology, which allows instantaneous switching from an active state to a static state. When Flash*Freeze mode is activated, military ProASIC3EL devices enter a static state while retaining the contents of registers and SRAM. Power is conserved without the need for additional external components to turn off I/Os or clocks. Flash*Freeze technology is combined with in-system programmability, which enables users to quickly and easily upgrade and update their designs in the final stages of manufacturing or in the field. The ability of military ProASIC3EL devices to support a 1.2 V core voltage allows for an even greater reduction in power consumption, which enables low total system power.

When the military ProASIC3EL device enters Flash*Freeze mode, the device automatically shuts off the clocks and inputs to the FPGA core; when the device exits Flash*Freeze mode, all activity resumes and data is retained.

The availability of low-power modes, combined with a reprogrammable, single-chip, single-voltage solution, make military ProASIC3EL devices suitable for low-power data transfer and manipulation in military-temperature applications where available power may be limited (e.g., in battery-powered equipment); or where heat dissipation may be limited (e.g., in enclosures with no forced cooling).

1. Flash*Freeze technology is not supported on A3P1000.

2.1.2 Flash Advantages

2.1.2.1 Low Power¹

The military ProASIC3EL family of flash-based FPGAs provides a low-power advantage, and when coupled with high performance, enables designers to make power-smart choices using a single-chip, reprogrammable, and live-at-power-up device.

Military ProASIC3EL devices offer 40% dynamic power and 50% static power savings by reducing the core operating voltage to 1.2 V. In addition, the power-driven layout (PDL) feature in Libero[®]SoC offers up to 30% additional power reduction. With Flash*Freeze technology, military ProASIC3EL device is able to retain device SRAM and logic while dynamic power is reduced to a minimum, without the need to stop clock or power supplies. Combining these features provides a low-power, feature-rich, and high-performance solution.

2.1.2.2 Security

Nonvolatile, flash-based military ProASIC3/EL devices do not require a boot PROM, so there is no vulnerable external bitstream that can be easily copied. Military ProASIC3/EL devices incorporate FlashLock, which provides a unique combination of reprogrammability and design security without external overhead, advantages that only an FPGA with nonvolatile flash programming can offer.

Military ProASIC3/EL devices utilize a 128-bit flash-based lock and a separate AES key to secure programmed intellectual property and configuration data. In addition, all FlashROM data in military ProASIC3/EL devices can be encrypted prior to loading, using the industry-leading AES-128 (FIPS192) bit block cipher encryption standard. AES was adopted by the National Institute of Standards and Technology (NIST) in 2000 and replaces the 1977 DES standard. Military ProASIC3/EL devices have a built-in AES decryption engine and a flash-based AES key that make them the most comprehensive programmable logic device security solution available today. Military ProASIC3/EL devices with AES-based security allow for secure, remote field updates over public networks such as the Internet, and ensure that valuable IP remains out of the hands of system overbuilders, system cloners, and IP thieves.

Security, built into the FPGA fabric, is an inherent component of the military ProASIC3/EL family. The flash cells are located beneath seven metal layers, and many device design and layout techniques have been used to make invasive attacks extremely difficult. The military ProASIC3/EL family, with FlashLock and AES security, is unique in being highly resistant to both invasive and noninvasive attacks. Your valuable IP is protected and secure, making remote ISP possible. A military ProASIC3/EL device provides the most impenetrable security for programmable logic designs.

2.1.2.3 Single Chip

Flash-based FPGAs store their configuration information in on-chip flash cells. Once programmed, the configuration data is an inherent part of the FPGA structure, and no external configuration data needs to be loaded at system power-up (unlike SRAM-based FPGAs). Therefore, flash-based military ProASIC3/EL FPGAs do not require system configuration components such as EEPROMs or microcontrollers to load device configuration data. This reduces bill-of-materials costs and PCB area, and increases security and system reliability.

2.1.2.4 Live at Power-Up

Flash-based military ProASIC3/EL devices support Level 0 of the LAPU classification standard. This feature helps in system component initialization, execution of critical tasks before the processor wakes up, setup and configuration of memory blocks, clock generation, and bus activity management. The LAPU feature of flash-based military ProASIC3/EL devices greatly simplifies total system design and reduces total system cost, often eliminating the need for CPLDs and clock generation PLLs. In addition, glitches and brownouts in system power will not corrupt the military ProASIC3/EL device's flash configuration, and unlike SRAM-based FPGAs, the device will not have to be reloaded when system power is restored. This enables the reduction or complete removal of the configuration PROM, expensive voltage monitor, brownout detection, and clock generator devices from the PCB design. Flash-based military ProASIC3/EL devices simplify total system design and reduce cost and design risk while increasing system reliability and improving system initialization time.

1. A3P1000 only supports 1.5 V core operation.

2.1.2.5 Reduced Cost of Ownership

Advantages to the designer extend beyond low unit cost, performance, and ease of use. Unlike SRAM-based FPGAs, flash-based military ProASIC3/EL devices allow all functionality to be live at power-up; no external boot PROM is required. On-board security mechanisms prevent access to all the programming information and enable secure remote updates of the FPGA logic. Designers can perform secure remote in-system reprogramming to support future design iterations and field upgrades with confidence that valuable intellectual property cannot be compromised or copied. Secure ISP can be performed using the industry-standard AES algorithm. The military ProASIC3/EL family device architecture mitigates the need for ASIC migration at higher volumes. This makes the military ProASIC3/EL family a cost-effective ASIC replacement.

2.1.2.6 Firm-Error Immunity

Firm errors occur most commonly when high-energy neutrons, generated in the upper atmosphere, strike a configuration cell of an SRAM FPGA. The energy of the collision can change the state of the configuration cell and thus change the logic, routing, or I/O behavior in an unpredictable way. These errors are impossible to prevent in SRAM FPGAs. The consequence of this type of error can be a complete system failure. Firm errors do not exist in the configuration memory of military ProASIC3/EL flash-based FPGAs. Once it is programmed, the flash cell configuration element of military ProASIC3/EL FPGAs cannot be altered by high-energy neutrons and is therefore immune to them. Recoverable (or soft) errors occur in the user data SRAM of all FPGA devices. These can easily be mitigated by using error detection and correction (EDAC) circuitry built into the FPGA fabric.

2.1.3 Advanced Flash Technology

The military ProASIC3/EL family offers many benefits, including nonvolatility and reprogrammability, through an advanced flash-based, 130-nm LVCMOS process with 7 layers of metal. Standard CMOS design techniques are used to implement logic and control functions. The combination of fine granularity, enhanced flexible routing resources, and abundant flash switches allows for very high logic utilization without compromising device routability or performance. Logic functions within the device are interconnected through a four-level routing hierarchy.

2.1.4 Advanced Architecture

The proprietary military ProASIC3/EL architecture provides granularity comparable to standard-cell ASICs. The military ProASIC3/EL device consists of five distinct and programmable architectural features (Figure 1, page 7 and Figure 2, page 7):

- FPGA VersaTiles
- Dedicated FlashROM
- Dedicated SRAM/FIFO memory
- Extensive CCCs and PLLs
- I/O structure

The FPGA core consists of a sea of VersaTiles. Each VersaTile can be configured as a three-input logic function, a D-flip-flop (with or without enable), or a latch by programming the appropriate flash switch interconnections. The versatility of the military ProASIC3/EL core tile, as either a three-input lookup table (LUT) equivalent or a D-flip-flop/latch with enable, allows for efficient use of the FPGA fabric. The VersaTile capability is unique to the ProASIC family of third-generation-architecture flash FPGAs. VersaTiles are connected with any of the four levels of routing hierarchy. Flash switches are distributed throughout the device to provide nonvolatile, reconfigurable interconnect programming. Maximum core utilization is possible for virtually any design.

Figure 1 • Military ProASIC3 Device Architecture Overview with Four I/O Banks (A3P250, A3P600, and A3P1000)





Figure 2 • Military ProASIC3EL Device Architecture Overview (A3PE600L and A3PE3000L)




2.1.5 Flash*Freeze Technology¹

Military ProASIC3EL devices offer Flash*Freeze technology, which enables designers to instantaneously shut off dynamic power consumption while retaining all SRAM and register information. Flash*Freeze technology enables the user to quickly (within 1 μ s) enter and exit Flash*Freeze mode by activating the Flash*Freeze (FF) pin while all power supplies are kept at their original values. In addition, I/Os and global I/Os can still be driven and can be toggling without impact on power consumption; clocks can still be driven or can be toggling without impact on power consumption; all core registers and SRAM cells retain their states. I/Os are tristated during Flash*Freeze mode or can be set to a certain state using weak pull-up or pull-down I/O attribute configuration. No power is consumed by the I/O banks, clocks, JTAG pins, or PLLs. Flash*Freeze technology allows the user to switch to active mode on demand, thus simplifying the power management of the device.

The FF pin (active low) can be routed internally to the core to allow the user's logic to decide when it is safe to transition to this mode. It is also possible to use the FF pin as a regular I/O if Flash*Freeze mode usage is not planned, which is advantageous because of the inherent low-power static and dynamic capabilities of the military ProASIC3EL device. Refer to [Figure 3](#), page 8 for an illustration of entering/exiting Flash*Freeze mode.

Figure 3 • Military ProASIC3EL Flash*Freeze Mode




2.1.6 VersaTiles

The military ProASIC3/EL core consists of VersaTiles, which have been enhanced beyond the ProASIC^{PLUS} core tiles. The military ProASIC3/EL VersaTile supports the following:

- All 3-input logic functions—LUT-3 equivalent
- Latch with clear or set
- D-flip-flop with clear or set
- Enable D-flip-flop with clear or set

Refer to [Figure 4](#), page 8 for VersaTile configurations.

Figure 4 • VersaTile Configurations



1. Flash*Freeze technology is not supported for A3P1000.

2.1.6.1 User Nonvolatile FlashROM

Military ProASIC3/EL devices have 1 kbit of on-chip, user-accessible, nonvolatile FlashROM. The FlashROM can be used in diverse system applications:

- Internet protocol addressing (wireless or fixed)
- System calibration settings
- Device serialization and/or inventory control
- Subscription-based business models (for example, set-top boxes)
- Secure key storage for secure communications algorithms
- Asset management/tracking
- Date stamping
- Version management

FlashROM is written using the standard military ProASIC3/EL IEEE 1532 JTAG programming interface. The core can be individually programmed (erased and written), and on-chip AES decryption can be used selectively to securely load data over public networks, as in security keys stored in the FlashROM for a user design.

FlashROM can be programmed via the JTAG programming interface, and its contents can be read back either through the JTAG programming interface or via direct FPGA core addressing. Note that the FlashROM can only be programmed from the JTAG interface and cannot be programmed from the internal logic array.

FlashROM is programmed as 8 banks of 128 bits; however, reading is performed on a byte-by-byte basis using a synchronous interface. A 7-bit address from the FPGA core defines which of the 8 banks and which of the 16 bytes within that bank are being read. The three most significant bits (MSBs) of the FlashROM address determine the bank, and the four least significant bits (LSBs) of the FlashROM address define the byte.

Microsemi military ProASIC3/EL development software solutions, Libero SoC has extensive support for the FlashROM. One such feature is auto-generation of sequential programming files for applications requiring a unique serial number in each part. Another feature allows the inclusion of static data for system version control. Data for the FlashROM can be generated quickly and easily using the Libero SoC software tools. Comprehensive programming file support is also included to allow for easy programming of large numbers of parts with differing FlashROM contents.

2.1.6.2 SRAM and FIFO

Military ProASIC3/EL devices have embedded SRAM blocks along their north and south sides. Each variable-aspect-ratio SRAM block is 4,608 bits in size. Available memory configurations are 256×18, 512×9, 1k×4, 2k×2, and 4k×1 bits. The individual blocks have independent read and write ports that can be configured with different bit widths on each port. For example, data can be sent through a 4-bit port and read as a single bitstream. The embedded SRAM blocks can be initialized via the device JTAG port (ROM emulation mode) using the UJTAG macro.

In addition, every SRAM block has an embedded FIFO control unit. The control unit allows the SRAM block to be configured as a synchronous FIFO without using additional core VersaTiles. The FIFO width and depth are programmable. The FIFO also features programmable Almost Empty (AEMPTY) and Almost Full (AFULL) flags in addition to the normal Empty and Full flags. The embedded FIFO control unit contains the counters necessary for generation of the read and write address pointers. The embedded SRAM/FIFO blocks can be cascaded to create larger configurations.

2.1.6.3 PLL and CCC

Military ProASIC3 devices provide designers with flexible clock conditioning circuit (CCC) capabilities. Each member of the military ProASIC3 family contains six CCCs, located at the four corners and the centers of the east and west sides. One CCC (center west side) has a PLL. All six CCC blocks are usable; the four corner CCCs and the east CCC allow simple clock delay operations as well as clock spine access.

Military ProASIC3EL devices also contain six CCCs; however, all six are equipped with a PLL. The inputs of the six CCC blocks are accessible from the FPGA core or from one of several inputs located near the CCC that have dedicated connections to the CCC block.

The CCC block has these key features:

- Wide input frequency range (f_{IN_CCC}) = 1.5 MHz up to 250 MHz
- Output frequency range (f_{OUT_CCC}) = 0.75 MHz up to 250 MHz
- 2 programmable delay types for clock skew minimization
- Clock frequency synthesis

Additional CCC specifications:

- Internal phase shift = 0°, 90°, 180°, and 270°. Output phase shift depends on the output divider configuration.
- Output duty cycle = 50% ± 1.5% or better
- Low output jitter: worst case < 2.5% × clock period peak-to-peak period jitter when single global network used
- Maximum acquisition time is 300 μs
- Exceptional tolerance to input period jitter—allowable input jitter is up to 1.5 ns
- Four precise phases; maximum misalignment between adjacent phases of 40 ps × 250 MHz / f_{OUT_CCC}

2.1.6.4 Global Clocking

Military ProASIC3/EL devices have extensive support for multiple clocking domains. In addition to the CCC and PLL support described above, there is a comprehensive global clock distribution network.

Each VersaTile input and output port has access to nine VersaNets: six chip (main) and three quadrant global networks. The VersaNets can be driven by the CCC or directly accessed from the core via multiplexers (MUXes). The VersaNets can be used to distribute low-skew clock signals or for rapid distribution of high-fanout nets.

2.1.6.5 I/Os with Advanced I/O Standards

The military ProASIC3/EL family of FPGAs features a flexible I/O structure, supporting a range of voltages (1.5 V, 1.8 V, 2.5 V, and 3.3 V). In addition, 1.2 V I/O operation is supported for military ProASIC3EL devices. Military ProASIC3/EL FPGAs support different I/O standards, including single-ended, differential, and voltage-referenced (military ProASIC3EL). The I/Os are organized into banks, with two, four, or eight (military ProASIC3EL only) banks per device. The configuration of these banks determines the I/O standards supported. For military ProASIC3EL, each I/O bank is subdivided into V_{REF} minibanks, which are used by voltage-referenced I/Os. V_{REF} minibanks contain 8 to 18 I/Os. All the I/Os in a given minibank share a common V_{REF} line. Therefore, if any I/O in a given V_{REF} minibank is configured as a V_{REF} pin, the remaining I/Os in that minibank will be able to use that reference voltage.

Each I/O module contains several input, output, and enable registers. These registers allow the implementation of the following:

- Single-data-rate applications (e.g., PCI 66 MHz, bidirectional SSTL 2 and 3, Class I and II)
- Double-data-Rate applications (e.g., DDR LVDS, B-LVDS, and M-LVDS I/Os for point-to-point communications, and DDR 200 MHz SRAM using bidirectional HSTL Class II).

Military ProASIC3EL banks support LVPECL, LVDS, B-LVDS, and M-LVDS. B-LVDS and M-LVDS can support up to 20 loads.

2.2 Features and Benefits

2.2.1 Military Temperature Tested and Qualified

- Each Device Tested from –55 °C to 125 °C

2.2.2 Firm-Error Immune

- Not Susceptible to Neutron-Induced Configuration Loss

2.2.3 Low Power

- Dramatic Reduction in Dynamic and Static Power
- 1.2 V to 1.5 V Core and I/O Voltage Support for Low Power¹
- Low Power Consumption in Flash*Freeze Mode Allows for Instantaneous Entry To / Exit From Low-Power Flash*Freeze Mode²

- Supports Single-Voltage System Operation
- Low-Impedance Switches

2.2.4 High Capacity

- 250K to 3M System Gates
- Up to 504 Kbits of True Dual-Port SRAM
- Up to 620 User I/Os

2.2.5 Reprogrammable Flash Technology

- 130-nm, 7-Layer Metal (6 Copper), Flash-Based CMOS Process
- Live-at-Power-Up (LAPU) Level 0 Support
- Single-Chip Solution
- Retains Programmed Design when Powered Off

2.2.6 High Performance

- 350 MHz (1.5 V systems) and 250 MHz (1.2 V systems) System Performance
- 3.3 V, 66 MHz, 64-Bit PCI (1.5 V systems) and 66 MHz, 32-Bit PCI (1.2 V systems)

2.2.7 In-System Programming (ISP) and Security

- Secure ISP Using On-Chip 128-Bit Advanced Encryption Standard (AES) Decryption via JTAG (IEEE 1532-compliant)
- FlashLock[®] to Secure FPGA Contents

2.2.8 High-Performance Routing Hierarchy

- Segmented, Hierarchical Routing and Clock Structure
- High-Performance, Low-Skew Global Network
- Architecture Supports Ultra-High Utilization

2.2.9 Advanced and Pro (Professional) I/Os¹

- 700 Mbps DDR, LVDS-Capable I/Os
- 1.2 V, 1.5 V, 1.8 V, 2.5 V, and 3.3 V Mixed-Voltage Operation[†]
- Bank-Selectable I/O Voltages—up to 8 Banks per Chip
- Single-Ended I/O Standards: LVTTTL, LVCMOS 3.3 V / 2.5 V / 1.8 V / 1.5 V / 1.2 V, 3.3 V PCI / 3.3 V PCI-X, and LVCMOS 2.5 V / 5.0 V Input[†]
- Differential I/O Standards: LVPECL, LVDS, BLVDS, and M-LVDS
- Voltage-Referenced I/O Standards: GTL+ 2.5 V / 3.3 V, GTL 2.5 V / 3.3 V, HSTL Class I and II, SSTL2 Class I and II, SSTL3 Class I and II (A3PE3000L only)
- I/O Registers on Input, Output, and Enable Paths
- Hot-Swappable and Cold-Sparing I/Os
- Programmable Output Slew Rate and Drive Strength
- Programmable Input Delay (A3PE3000L only)
- Schmitt Trigger Option on Single-Ended Inputs (A3PE3000L)
- Weak Pull-Up/-Down
- IEEE 1149.1 (JTAG) Boundary Scan Test
- Pin-Compatible Packages across the Military ProASIC[®]3EL Family

2.2.10 Clock Conditioning Circuit (CCC) and PLL

- Six CCC Blocks—One Block with Integrated PLL in ProASIC3 and All Blocks with Integrated PLL in ProASIC3EL
- Configurable Phase Shift, Multiply/Divide, Delay Capabilities, and External Feedback
- Wide Input Frequency Range 1.5 MHz to 250 MHz (1.2 V systems) and 350 MHz (1.5 V systems)

1. A3P250, A3P600 and A3P1000 support only 1.5 V core operation.

2. Flash*Freeze technology is not available for A3P250, A3P600 or A3P1000.

1. Pro I/Os are not available on A3P250, A3P600 or A3P1000.

2.2.11 SRAMs and FIFOs

- Variable-Aspect-Ratio 4,608-Bit RAM Blocks (×1, ×2, ×4, ×9, and ×18 organizations available)
- True Dual-Port SRAM (except ×18)
- 24 SRAM and FIFO Configurations with Synchronous Operation:
 - 250 MHz: For 1.2 V Systems
 - 350 MHz: For 1.5 V Systems

2.2.12 ARM[®] Processor Support in ProASIC3/EL FPGAs

- ARM Cortex[™]-M1 Soft Processor Available with or without Debug

Table 1 • Military ProASIC3/EL Low-Power Device

ProASIC3/EL Devices	A3P250	A3P600	A3PE600L	A3P1000	A3PE3000L
ARM Cortex-M1 Devices¹				M1A3P1000	M1A3PE3000L
System Gates	250,000	600,000	600,000	1M	3M
VersaTiles (D-flip-flops)	6,144	13,824	13,824	24,576	75,264
RAM kbits (1,024 bits)	36	108	108	144	504
4,608-Bit Blocks	8	24	24	32	112
FlashROM Kbits	1	1	1	1	1
Secure (AES) ISP ²	Yes	Yes	Yes	Yes	Yes
Integrated PLL in CCCs	1	1	6	1	6
VersaNet Globals	18	18	18	18	18
I/O Banks	4	4	8	4	8
Maximum User I/Os	68	154	270	154	620
Package Pins		PQ208			
VQFP	VQ100			PQ208	
PQFP			FG484	FG144, FG256,	FG484, FG896
FBGA				FG484	

1. Refer to the [Cortex-M1 product brief](#) for more information.

2. AES is not available for ARM-enabled ProASIC3/EL devices.

Note:

- A3P250, A3P600, and A3P1000 support only 1.5 V core operation.
- Flash*Freeze technology is not available for A3P250, A3P600 or A3P1000.
- Pro I/Os are not available on A3P250, A3P600 or A3P1000.

2.3 I/Os Per Package ¹

Table 2 • I/Os Per Package

ProASIC3/EL Low Power Devices											
	A3P250		A3P600		A3PE600L		A3P1000		A3PE3000L ¹		
ARM Cortex-M1 Devices											
							M1A3P1000		M1A3PE3000L		
Package	Single- Ended I/O ²	Different ial I/O Pairs	Single- Ended I/O ²	Different ial I/O Pairs	Single- Ended I/O ²	Different ial I/O Pairs	Single- Ended I/O ²	Differen tial I/O Pairs	Single- Ended I/O ²	Different ial I/O Pairs	
VQ100	68	13									
PQ208			154	35			154	35			
FG ³ 144							97	25			
FG256							177	44			
FG484					270	135	300	74	341	168	
FG896									620	310	

- For A3PE3000L devices, the usage of certain I/O standards is limited as follows:
 - SSTL3(I) and (II): up to 40 I/Os per north or south bank
 - LVPECL / GTL+ 3.3 V / GTL 3.3 V: up to 48 I/Os per north or south bank
 - SSTL2(I) and (II) / GTL+ 2.5 V / GTL 2.5 V: up to 72 I/Os per north or south bank
- Each used differential I/O pair reduces the number of single-ended I/Os available by two.
- A3P250-FG144 package is offered in leaded version only. All other packages are both leaded and RoHS-compliant versions.

Note: When the Flash*Freeze pin is used to directly enable Flash*Freeze mode and not as a regular I/O, the number of single-ended user I/Os available is reduced by one.

2.3.1 Military ProASIC3/EL Device Status

Table 3 • Military ProASIC3/EL Device Status

Military ProASIC3/EL Devices	Status	M1 Military ProASIC3/EL Devices	Status
A3P250	Production		
A3P600	Production		
A3PE600L	Production	M1A3P1000	Production
A3P1000	Production		
A3PE3000L	Production	M1A3PE3000L	Production

1. When considering migrating your design to a lower- or higher-density device, refer to the packaging section of the datasheet to ensure you are complying with design and board migration requirements.

2.4 Temperature Grade Offerings

Table 4 • Temperature Grade Offerings

Package	A3P250	A3P600	A3PE600L	A3P1000	A3PE3000L
ARM Cortex-M1 Devices				M1A3P1000	M1A3PE3000L
VQ100	M ¹				
PQ208		M		M	
FG144				M	
FG256				M	
FG484			M	M	M
FG896					M

1. M = Military temperature range: –55 °C to 125 °C junction temperature

2.4.1 Speed Grade and Temperature Grade Matrix

Table 5 • Speed Grade and Temperature Grade Matrix

Temperature Grade	Std.	–1	–2 ¹
M ²	✓	✓	✓

1. M1 devices are not available in -2 speed grade
2. M = Military temperature range: –55 °C to 125 °C junction temperature

Note: Contact your local Microsemi SoC Products Group (formerly Actel) representative for device availability: <http://www.microsemi.com/contact/default.aspx>.

3 Military ProASIC3/EL DC and Switching Characteristics

3.1 General Specifications

3.1.1 Operating Conditions

Stresses beyond those listed in Table 6, page 15 may cause permanent damage to the device.

Exposure to absolute maximum rating conditions for extended periods may affect device reliability. absolute maximum ratings are stress ratings only; functional operation of the device at these or any other conditions beyond those listed under the Recommended Operating Conditions specified in Table 7 on page 3-15 is not implied.

Table 6 • Absolute Maximum Ratings¹

Symbol	Parameter	Limits	Units
VCC	DC core supply voltage	-0.3 to 1.65	V
VJTAG	JTAG DC voltage	-0.3 to 3.75	V
VPUMP	Programming voltage	-0.3 to 3.75	V
VCCPLL	Analog power supply (PLL)	-0.3 to 1.65	V
VCCI	DC I/O buffer supply voltage for A3PE600/3000L DC output buffer supply voltage for A3P250, A3P600, and A3P1000	-0.3 to 3.75	V
VMV	DC input buffer supply voltage for A3P250, A3P600, A3P1000	-0.3 to 3.75	V
VI	I/O input voltage	-0.3 V to 3.6 V (when I/O hot insertion mode is enabled) -0.3 V to (VCCI + 1 V) or 3.6 V, whichever voltage is lower (when I/O hot-insertion mode is disabled)	V
T _{STG} ²	Storage temperature	-65 to +150	°C
T _J ²	Junction temperature	+150	°C

1. The device should be operated within the limits specified by the datasheet. During transitions, the input signal may undershoot or overshoot according to the limits shown in Table 9, page 17.
2. For flash programming and retention maximum limits, refer to Table 9, page 17, and for recommended operating limits, refer to Table 7, page 15.

Table 7 • Recommended Operating Conditions¹

Symbol	Parameter	Military	Units
T _J	Junction temperature	-55 to 125 ²	°C
VCC	1.5 V DC core supply voltage ³	1.425 to 1.575	V
	1.2 V – 1.5 V wide range DC core supply voltage ⁴	1.14 to 1.575	V
VJTAG	JTAG DC voltage	1.4 to 3.6	V

Table 7 • Recommended Operating Conditions¹ (continued)

Symbol	Parameter	Military	Units
VPUMP ⁵	Programming voltage	Programming mode	3.15 to 3.45 V
		Operation ⁶	0 to 3.6 V
VCCPLL ⁵	Analog power supply (PLL)	1.5 V DC core supply voltage ³	1.425 to 1.575 V
		1.2 V – 1.5 V DC core supply voltage ⁴	1.14 to 1.575 V
VCCI and VMV ⁵	1.2 V DC supply voltage ⁴	1.14 to 1.26 V	V
	1.2 V wide range DC supply voltage ⁴	1.14 to 1.575 V	V
	1.5 V DC supply voltage	1.425 to 1.575 V	V
	1.8 V DC supply voltage	1.7 to 1.9 V	V
	2.5 V DC supply voltage	2.3 to 2.7 V	V
	3.0 V DC supply voltage ⁷	2.7 to 3.6 V	V
	3.3 V DC supply voltage	3.0 to 3.6 V	V
	LVDS differential I/O	2.375 to 2.625 V	V
	LVPECL differential I/O	3.0 to 3.6 V	V

1. All parameters representing voltages are measured with respect to GND unless otherwise specified.
2. Default Junction Temperature Range in the Libero SoC software is set from 0°C to +70°C for commercial, and -40°C to +85°C for industrial. To ensure targeted reliability standards are met across the full range of junction temperatures, Microsemi recommends using custom settings for temperature range before running timing and power analysis tools. For more information regarding custom settings, refer to the New Project Dialog Box in the [Libero SoC Online Help](#).
3. For A3P250, A3P600, and A3P1000
4. For A3PE600L and A3PE3000L devices only, operating at $VCCI \geq VCC$. Devices must be programmed with the VCC core voltage at 1.5 V. The VCC core voltage should be switched from 1.2 V to 1.5 V while programming.
5. See the [Pin Descriptions and Packaging](#), page 149 for instructions and recommendations on tie-off and supply grouping.
6. The ranges given here are for power supplies only. The recommended input voltage ranges specific to each I/O standard are given in [Table 30](#), page 35. VCCI should be at the same voltage within a given I/O bank.
7. 3.3 V wide range is compliant to the JESD8-B specification and supports 3.0 V VCCI operation.

To ensure if the targeted reliability standards are met across ambient and junction operating temperatures, Microsemi recommends that the user follow best design practices using Microsemi’s timing and power simulation tools.

Figure 5 • High-Temperature Data Retention (HTR)




Table 8 • Flash Programming Limits – Retention, Storage and Operating Temperature¹

Product Grade	Programming Cycles	Program Retention (biased/unbiased)	Maximum Storage Temperature TSTG (°C) ²	Maximum Operating Junction Temperature T _J (°C) ²
Commercial	500	20 years	110	100
Industrial	500	20 years	110	100

1. This is a stress rating only; functional operation at any condition other than those indicated is not implied.
2. These limits apply for program/data retention only. See Table 6 on page 3-15 and Table 7 on page 3-15 for device operating conditions and absolute limits.

Table 9 • Overshoot and Undershoot Limits¹

VCCI and VMV	Average VCCI–GND Overshoot or Undershoot Duration as a Percentage of Clock Cycle ²	Maximum Overshoot/Undershoot (125 °C) ²
2.7 V or less	10%	0.72 V
	5%	0.82 V
3 V	10%	0.72 V
	5%	0.82 V
3.3 V	10%	0.69 V
	5%	0.79 V
3.6 V	10%	N/A
	5%	N/A

1. The duration is allowed at one out of six clock cycles. If the overshoot/undershoot occurs at one out of two cycles, the maximum overshoot/undershoot has to be reduced by 0.15 V.
2. This table does not provide PCI overshoot/undershoot limits.

3.1.2 I/O Power-Up and Supply Voltage Thresholds for Power-On Reset (Military)

Sophisticated power-up management circuitry is designed into every ProASIC[®]3 device. These circuits ensure easy transition from the powered-off state to the powered-up state of the device. The many different supplies can power up in any sequence with minimized current spikes or surges. In addition, the I/O will be in a known state through the power-up sequence. The basic principle is shown in Figure 6, page 18 and Figure 7, page 19.

There are five regions to consider during power-up.

Military ProASIC3 I/Os are activated only if ALL of the following three conditions are met:

1. VCC and VCCI are above the minimum specified trip points (Figure 6, page 18 and Figure 7, page 19).
2. $VCCI > VCC - 0.75 \text{ V}$ (typical)
3. Chip is in the operating mode.
 - **VCCI Trip Point:**
Ramping up: $0.6 \text{ V} < \text{trip_point_up} < 1.2 \text{ V}$
Ramping down: $0.5 \text{ V} < \text{trip_point_down} < 1.1 \text{ V}$
 - **VCC Trip Point:**
Ramping up: $0.6 \text{ V} < \text{trip_point_up} < 1.1 \text{ V}$
Ramping down: $0.5 \text{ V} < \text{trip_point_down} < 1 \text{ V}$

VCC and VCCI ramp-up trip points are about 100 mV higher than ramp-down trip points. This specifically built-in hysteresis prevents undesirable power-up oscillations and current surges. Note the following:

- During programming, I/Os become tristated and weakly pulled up to VCCI.
- JTAG supply, PLL power supplies, and charge pump VPUMP supply have no influence on I/O behavior.

3.1.2.1 PLL Behavior at Brownout Condition

Microsemi recommends using monotonic power supplies or voltage regulators to ensure proper power-up behavior. Power ramp-up should be monotonic, at least until VCC and VCCPLX exceed brownout activation levels. The VCC activation level is specified as 1.1 V worst-case (see Figure 6, page 18 and Figure 7, page 19 for more details).

When PLL power supply voltage and/or VCC levels drop below the VCC brownout levels (0.75 V ± 0.25 V), the PLL output lock signal goes low and/or the output clock is lost. Refer to the "Power-Up/Down Behavior of Low-Power Flash Devices" chapter of the *Military ProASIC3/EL FPGA Fabric User's Guide* for information on clock and lock recovery.

3.1.2.2 Internal Power-Up Activation Sequence

1. Core
2. Input buffers

Output buffers, after 200 ns delay from input buffer activation.

Figure 6 • Devices Operating at 1.5 V Core – I/O State as a Function of VCCI and VCC Voltage Levels





Figure 7 • Device Operating at 1.2 V Core Voltage – I/O State as a Function of VCCI and VCC Voltage Levels; Only A3PE600L and A3PE3000L Devices Operate at 1.2 V Core Voltage



3.1.3 Thermal Characteristics

3.1.3.1 Introduction

The temperature variable in the Designer software refers to the junction temperature, not the ambient temperature. This is an important distinction because dynamic and static power consumption cause the chip junction temperature to be higher than the ambient temperature.

EQ can be used to calculate junction temperature.

$$T_J = \text{Junction Temperature} = \Delta T + T_A$$

where:

- T_A = Ambient Temperature
- ΔT = Temperature gradient between junction (silicon) and ambient $\Delta T = \theta_{ja} * P$
- θ_{ja} = Junction-to-ambient of the package. θ_{ja} numbers are located in Table 10, page 20.
- P = Power dissipation

3.1.3.2 Package Thermal Characteristics

The device junction-to-case thermal resistivity is θ_{jc} and the junction-to-ambient air thermal resistivity is θ_{ja} . The thermal characteristics for θ_{ja} are shown for two air flow rates. The recommended maximum junction temperature is 125°C. EQ shows a sample calculation of the recommended maximum power dissipation allowed for a 484-pin FBGA package at military temperature and in still air.

$$\text{Maximum Power Allowed} = \frac{\text{Max. junction temp. (}^\circ\text{C)} - \text{Max. ambient temp. (}^\circ\text{C)}}{\theta_{ja} (\text{}^\circ\text{C/W)}} = \frac{125^\circ\text{C} - 70^\circ\text{C}}{20.6^\circ\text{C/W}} = 2.670$$

Table 10 • Package Thermal Resistivities

Package Type	Device	Pin Count	θ_{jC}	θ_{ja}			Units
				Still Air	200 ft./min.	500 ft./min.	
Very Thin Quad Flat Pack (VQ100)	A3P250	100	10.0	35.3	29.4	27.1	C/W
Plastic Quad Flat Pack (PQ208) ¹	A3P1000	208	3.8	16.2	13.3	11.9	C/W
Fine Pitch Ball Grid Array (FBGA)	A3P1000	144	6.3	31.6	26.2	24.2	C/W
	A3P1000	256	6.6	28.1	24.4	22.7	C/W
	A3P1000	484	8.0	23.3	19.0	16.7	C/W
	A3PE600L	484	9.5	27.5	21.9	20.2	C/W
	A3PE3000L	484	4.7	20.6	15.7	14.0	C/W
	A3PE3000L	896	2.4	13.6	10.4	9.4	C/W

1. Embedded heatspreader

3.1.3.3 Temperature and Voltage Derating Factors

Table 11 • Temperature and Voltage Derating Factors for Timing Delays (normalized to $T_J = 125^\circ\text{C}$, $V_{CC} = 1.14\text{ V}$) Applicable to A3PE600L and A3PE3000L Only

Array Voltage V_{CC} (V)	Junction Temperature						
	-55°C	-40°C	0°C	25°C	70°C	85°C	125°C
1.14	0.85	0.86	0.89	0.92	0.96	0.97	1.00
1.2	0.82	0.83	0.86	0.88	0.92	0.93	0.96
1.26	0.79	0.80	0.83	0.85	0.89	0.90	0.93
1.30	0.77	0.78	0.81	0.83	0.86	0.88	0.90
1.35	0.74	0.75	0.78	0.80	0.84	0.85	0.88
1.40	0.72	0.73	0.75	0.77	0.81	0.82	0.85
1.425	0.71	0.71	0.74	0.76	0.79	0.80	0.83
1.5	0.67	0.68	0.70	0.72	0.75	0.76	0.79
1.575	0.65	0.66	0.68	0.70	0.73	0.74	0.76

Table 12 • Temperature and Voltage Derating Factors for Timing Delays (normalized to $T_J = 125^\circ\text{C}$, $V_{CC} = 1.425\text{ V}$) Applicable to A3P250, A3P600, and A3P1000 Devices Only

Array Voltage V_{CC} (V)	Junction Temperature						
	-55°C	-40°C	0°C	25°C	70°C	85°C	125°C
1.425	0.80	0.82	0.87	0.89	0.94	0.96	1.00
1.5	0.76	0.78	0.82	0.84	0.89	0.91	0.95
1.575	0.73	0.75	0.79	0.82	0.86	0.87	0.91

3.1.4 Calculating Power Dissipation

3.1.4.1 Quiescent Supply Current

Table 13 • Power Supply State Per Mode

Modes/Power Supplies	Power Supply Configurations				
	VCC	VCCPLL	VCCI	VJTAG	VPUMP
Flash*Freeze	On	On	On	On	On/off/floating
Sleep	Off	Off	On	Off	Off
Shutdown	Off	Off	Off	Off	Off
Static and Active	On	On	On	On	On/off/floating

Table 14 • Quiescent Supply Current (IDD) Characteristics, Flash*Freeze Mode¹

	Core Voltage	A3PE600L	A3PE3000L	Units
Nominal (25 °C)	1.2 V	0.55	2.75	mA
	1.5 V	0.83	4.2	mA
Typical maximum (25 °C)	1.2 V	9	17	mA
	1.5 V	12	20	mA
Military maximum (125 °C)	1.2 V	65	165	mA
	1.5 V	85	185	mA

1. IDD includes VCC, VPUMP, VCCI, VJTAG, and VCCPLL currents. Values do not include I/O static contribution (PDC6 and PDC7).

Table 15 • Quiescent Supply Current (IDD) Characteristics, Sleep Mode (VCC = 0 V)¹

	Core Voltage	A3PE600L	A3PE3000L	Units
VCCI / VJTAG = 1.2 V (per bank) Typical (25 °C)	1.2 V	1.7	1.7	μA
VCCI / VJTAG = 1.5 V (per bank) Typical (25 °C)	1.2 V/1.5 V	1.8	1.8	μA
VCCI / VJTAG = 1.8 V (per bank) Typical (25 °C)	1.2 V/1.5 V	1.9	1.9	μA
VCCI / VJTAG = 2.5 V (per bank) Typical (25 °C)	1.2 V/1.5 V	2.2	2.2	μA
VCCI/VJTAG = 3.3 V (per bank) Typical (25 °C)	1.2 V/1.5 V	2.5	2.5	μA

1. $IDD = N_{BANKS} \times ICCI$. Values do not include I/O static contribution, which is shown in Table 27, page 28 (PDC6 and PDC7).

Table 16 • Quiescent Supply Current (IDD) Characteristics, Shutdown Mode¹

	Core Voltage	A3P250	A3P1000	A3PE600L	A3PE3000L	Units
Nominal (25 °C)	1.2 V/1.5 V	N/A		0		μA
Military (125 °C)	1.2 V/1.5 V	N/A		0		μA

1. This is applicable to A3PE600L and A3PE3000L only for cold-separable I/O devices. Not available on A3P250 or A3P1000.

Table 17 • Quiescent Supply Current (IDD), Static Mode and Active Mode ¹

	Core Voltage	A3PE600L	A3PE3000L	Units
ICCA Current²				
Nominal (25 °C)	1.2 V	0.55	2.75	mA
	1.5 V	0.83	4.2	mA
Typical maximum (25 °C)	1.2 V	9	17	mA
	1.5 V	12	20	mA
Military maximum (125 °C)	1.2 V	65	165	mA
	1.5 V	85	185	mA
ICCI or JTAG Current³				
VCCI/VJTAG = 1.2 V (per bank) Typical (25 °C)	1.2 V	1.7	1.7	μA
VCCI/VJTAG = 1.5 V (per bank) Typical (25 °C)	1.2 V/1.5 V	1.8	1.8	μA
VCCI/VJTAG = 1.8 V (per bank) Typical (25 °C)	1.2 V/1.5 V	1.9	1.9	μA
VCCI/VJTAG = 2.5 V (per bank) Typical (25 °C)	1.2 V/1.5 V	2.2	2.2	μA
VCCI/VJTAG = 3.3 V (per bank) Typical (25 °C)	1.2 V/1.5 V	2.5	2.5	μA

1. $IDD = NBANKS \times ICCI + ICCA$. JTAG counts as one bank when powered.

2. Includes VCC, VCCPLL, and VPUMP currents.

3. Values do not include I/O static contribution (PDC6 and PDC7).

Table 18 • Quiescent Supply Current (IDD) Characteristics for A3P250 and A3P1000

	Core Voltage	A3P250	A3P1000	Units
Nominal (25 °C)	1.5 V	3	8	mA
Typical maximum (25 °C)	1.5 V	15	30	mA
Military maximum (125 °C)	1.5 V	65	150	mA

Note: IDD includes VCC, VPUMP, VCCI, and VMV currents. Values do not include I/O static contribution (PDC6 and PDC7), which is shown in [Table 27](#), page 28.

3.1.4.2 Power per I/O Pin

**Table 19 • Summary of I/O Input Buffer Power (Per Pin) – Default I/O Software Settings
Applicable to Pro I/Os for A3PE600L and A3PE3000L Only**

	VCCI (V)	Static Power PDC6 (mW) ¹	Dynamic Power PAC9 (μW/MHz) ²
Single-Ended			
3.3 V LVTTTL/LVCMOS	3.3		16.34
3.3 V LVTTTL/LVCMOS – Schmitt trigger	3.3		24.49
3.3 V LVCMOS Wide Range	3.3		16.34
3.3 V LVCMOS – Schmitt trigger Wide Range	3.3		24.49
2.5 V LVCMOS	2.5		4.71

Table 19 • Summary of I/O Input Buffer Power (Per Pin) – Default I/O Software Settings
Applicable to Pro I/Os for A3PE600L and A3PE3000L Only (continued)

	VCCI (V)	Static Power PDC6 (mW) ¹	Dynamic Power PAC9 (μW/MHz) ²
2.5 V LVCMOS – Schmitt trigger	2.5		6.13
1.8 V LVCMOS	1.8		1.66
1.8 V LVCMOS – Schmitt trigger	1.8		1.78
1.5 V LVCMOS (JESD8-11)	1.5		1.01
1.5 V LVCMOS (JESD8-11) – Schmitt trigger	1.5		0.97
1.2 V LVCMOS	1.2		0.60
1.2 V LVCMOS (JESD8-11) – Schmitt trigger	1.2		0.53
1.2 V LVCMOS Wide Range	1.2		0.60
1.2 V LVCMOS Schmitt trigger Wide Range	1.2		0.53
3.3 V PCI	3.3		17.76
3.3 V PCI – Schmitt trigger	3.3		19.10
3.3 V PCI-X	3.3		17.76
3.3 V PCI-X – Schmitt trigger	3.3		19.10
Voltage-Referenced			
3.3 V GTL	3.3	2.90	7.14
2.5 V GTL	2.5	2.13	3.54
3.3 V GTL+	3.3	2.81	2.91
2.5 V GTL+	2.5	2.57	2.61
HSTL (I)	1.5	0.17	0.79
HSTL (II)	1.5	0.17	0.79
SSTL2 (I)	2.5	1.38	3.26
SSTL2 (II)	2.5	1.38	3.26
SSTL3 (I)	3.3	3.21	7.97
SSTL3 (II)	3.3	3.21	7.97
Differential			
LVDS	2.5	2.26	0.89
LVPECL	3.3	5.71	1.94

1. PDC6 is the static power (where applicable) measured on VCCI.
2. PAC9 is the total dynamic power measured on VCCI.

Table 20 • Summary of I/O Input Buffer Power (per pin) – Default I/O Software Settings
Applicable to Advanced I/O Banks for A3P250 and A3P1000 Only

	VMV (V)	Static Power PDC6 (mW) ¹	Dynamic Power PAC9 (μW/MHz) ²
Single-Ended			
3.3 V LVTTTL/3.3 V LVCMOS	3.3		16.22

Table 20 • Summary of I/O Input Buffer Power (per pin) – Default I/O Software Settings
Applicable to Advanced I/O Banks for A3P250 and A3P1000 Only (continued)

	VMV (V)	Static Power PDC6 (mW) ¹	Dynamic Power PAC9 (μW/MHz) ²
3.3 V LVCMOS – Wide Range	3.3		16.22
2.5 V LVCMOS	2.5		4.65
1.8 V LVCMOS	1.8		1.65
1.5 V LVCMOS (JESD8-11)	1.5		0.98
3.3 V PCI	3.3		17.64
3.3 V PCI-X	3.3		17.64
Differential			
LVDS	2.5	2.26	0.83
LVPECL	3.3	5.72	1.81

1. PDC6 is the static power (where applicable) measured on VMV.
2. PAC9 is the total dynamic power measured on VMV.

Table 21 • Summary of I/O Input Buffer Power (per pin) – Default I/O Software Settings
Applicable to Standard Plus I/O Banks for A3P250 and A3P1000 Only

	VMV (V)	Static Power PDC6 (mW) ¹	Dynamic Power PAC9 (μW/MHz) ²
Single-Ended			
3.3 V LVTTTL/3.3 V LVCMOS	3.3		16.23
3.3 V LVCMOS – Wide Range	3.3		16.23
2.5 V LVCMOS	2.5		4.66
1.8 V LVCMOS	1.8		1.64
1.5 V LVCMOS (JESD8-11)	1.5		0.99
3.3 V PCI	3.3		17.64
3.3 V PCI-X	3.3		17.64

1. PDC6 is the static power (where applicable) measured on VMV.
2. PAC9 is the total dynamic power measured on VMV.

Table 22 • Summary of I/O Output Buffer Power (per pin) – Default I/O Software Settings¹
Applicable to Pro I/Os for A3PE600L and A3PE3000L Only

	C _{LOAD} (pF)	VCCI (V)	Static Power PDC7 (mW) ²	Dynamic Power PAC10 (μW/MHz) ³
Single-Ended				
3.3 V LVTTTL/LVCMOS	5	3.3		148.00
3.3 V LVCMOS Wide Range	5	3.3		148.00
2.5 V LVCMOS	5	2.5		83.23
1.8 V LVCMOS	5	1.8		54.58

Table 22 • Summary of I/O Output Buffer Power (per pin) – Default I/O Software Settings ¹
Applicable to Pro I/Os for A3PE600L and A3PE3000L Only (continued)

	C_{LOAD} (pF)	VCCI (V)	Static Power PDC7 (mW) ²	Dynamic Power PAC10 (μ W/MHz) ³
1.5 V LVCMOS (JESD8-11)	5	1.5		37.05
1.2 V LVCMOS	5	1.2		17.94
1.2 V LVCMOS Wide Range	5	1.2		17.94
3.3 V PCI	10	3.3		204.61
3.3 V PCI-X	10	3.3		204.61
Voltage-Referenced				
3.3 V GTL	10	3.3		24.08
2.5 V GTL	10	2.5		13.52
3.3 V GTL+	10	3.3		24.10
2.5 V GTL+	10	2.5		13.54
HSTL (I)	20	1.5	7.08	26.22
HSTL (II)	20	1.5	13.88	27.18
SSTL2 (I)	30	2.5	16.69	105.56
SSTL2 (II)	30	2.5	25.91	116.48
SSTL3 (I)	30	3.3	26.02	114.67
SSTL3 (II)	30	3.3	42.21	131.69
Differential				
LVDS		2.5	7.70	89.58
LVPECL		3.3	19.42	167.86

1. Dynamic power consumption is given for standard load and software default drive strength and output slew.
2. PDC7 is the static power (where applicable) measured on VCCI.
3. PAC10 is the total dynamic power measured on VCCI.

Table 23 • Summary of I/O Output Buffer Power (per pin) – Default I/O Software Settings ¹
Applicable to Advanced I/O Banks for A3P250 and A3P1000 Only

	C_{LOAD} (pF)	VCCI (V)	Static Power PDC7 (mW) ²	Dynamic Power PAC10 (μ W/MHz) ³
Single-Ended				
3.3 V LVTTTL / 3.3 V LVCMOS	5	3.3		141.97
3.3 V LVCMOS Wide Range	5	3.3		141.97
2.5 V LVCMOS	5	2.5		79.98
1.8 V LVCMOS	5	1.8		52.26
1.5 V LVCMOS (JESD8-11)	5	1.5		35.62
3.3 V PCI	10	3.3		201.02
3.3 V PCI-X	10	3.3		201.02

Table 23 • Summary of I/O Output Buffer Power (per pin) – Default I/O Software Settings¹
Applicable to Advanced I/O Banks for A3P250 and A3P1000 Only (continued)

	C_{LOAD} (pF)	VCCI (V)	Static Power PDC7 (mW) ²	Dynamic Power PAC10 (μ W/MHz) ³
Differential				
LVDS		2.5	7.74	89.82
LVPECL		3.3	19.54	167.55

1. Dynamic Power consumption is given for software default drive strength and output slew. Output load is lower than the software default.
2. PDC7 is the static power (where applicable) measured on VCCI.
3. PAC10 is the total dynamic power measured on VCCI.

Table 24 • Summary of I/O Output Buffer Power (per pin) – Default I/O Software Settings¹
Applicable to Standard Plus I/O Banks for A3P250 and A3P1000 Only

	C_{LOAD} (pF)	VCCI (V)	Static Power PDC7 (mW) ²	Dynamic Power PAC10 (μ W/MHz) ³
Single-Ended				
3.3 V LVTTTL / 3.3 V LVCMOS	5	3.3		125.97
3.3 V LVCMOS – Wide Range	5	3.3		125.97
2.5 V LVCMOS	5	2.5		70.82
1.8 V LVCMOS	5	1.8		36.39
1.5 V LVCMOS (JESD8-11)	5	1.5		25.34
3.3 V PCI	10	3.3		184.92
3.3 V PCI-X	10	3.3		184.92

1. Dynamic Power consumption is given for software default drive strength and output slew. Output load is lower than the software default.
2. PDC7 is the static power (where applicable) measured on VCCI.
3. PAC10 is the total dynamic power measured on VCCI.

3.1.4.3 Power Consumption of Various Internal Resources

Table 25 • Different Components Contributing to Dynamic Power Consumption in Military ProASIC3/EL Devices Operating at 1.2 V VCC

Parameter	Definition	Device-Specific Dynamic Power (μ W/MHz)	
		A3PE3000L	A3PE600L
PAC1	Clock contribution of a Global Rib	8.34	3.99
PAC2	Clock contribution of a Global Spine	4.28	2.22
PAC3	Clock contribution of a VersaTile row	0.94	0.94
PAC4	Clock contribution of a VersaTile used as a sequential module	0.08	0.08
PAC5	First contribution of a VersaTile used as a sequential module	0.05	

Table 25 • Different Components Contributing to Dynamic Power Consumption in Military ProASIC3/EL Devices Operating at 1.2 V VCC (continued)

Parameter	Definition	Device-Specific Dynamic Power (μW/MHz)	
		A3PE3000L	A3PE600L
PAC6	Second contribution of a VersaTile used as a sequential module	0.19	
PAC7	Contribution of a VersaTile used as a combinatorial module	0.11	
PAC8	Average contribution of a routing net	0.45	
PAC9	Contribution of an I/O input pin (standard-dependent)	See Table 19 , page 22 through Table 21 , page 24.	
PAC10	Contribution of an I/O output pin (standard-dependent)	See Table 22 , page 24 through Table 24 , page 26.	
PAC11	Average contribution of a RAM block during a read operation	25.00	
PAC12	Average contribution of a RAM block during a write operation	30.00	
PAC13	Dynamic contribution for PLL	1.74	

Table 26 • Different Components Contributing to Dynamic Power Consumption in Military ProASIC3 and ProASIC3/EL Devices at 1.5 V VCC

Parameter	Definition	Device-Specific Dynamic Power (μW/MHz)			
		A3PE3000L	A3PE600L	A3P1000	A3P250
PAC1	Clock contribution of a Global Rib	13.03	6.24	14.50	11.00
PAC2	Clock contribution of a Global Spine	6.69	3.47	2.48	1.58
PAC3	Clock contribution of a VersaTile row	1.46	1.46	0.81	0.81
PAC4	Clock contribution of a VersaTile used as a sequential module	0.13	0.13	0.12	0.12
PAC5	First contribution of a VersaTile used as a sequential module	0.07			
PAC6	Second contribution of a VersaTile used as a sequential module	0.29			
PAC7	Contribution of a VersaTile used as a combinatorial Module	0.29			
PAC8	Average contribution of a routing net	0.70			
PAC9	Contribution of an I/O input pin (standard-dependent)	See Table 19 , page 22 through Table 21 , page 24.			
PAC10	Contribution of an I/O output pin (standard-dependent)	See Table 22 , page 24 through Table 24 , page 26.			
PAC11	Average contribution of a RAM block during a read operation	25.00			
PAC12	Average contribution of a RAM block during a write operation	30.00			
PAC13	Dynamic contribution for PLL	2.60			

Table 27 • Different Components Contributing to the Static Power Consumption in Military ProASIC3/EL Devices

Parameter	Definition	Device-Specific Dynamic Power (μ W)			
		A3PE3000L	A3PE600L	A3P1000	A3P250
PDC0	Array static power in Sleep mode	0 mW	0 mW	N/A	N/A
PDC1	Array static power in Active mode	See Table 17 , page 22.			
PDC2	Array static power in Static (Idle) mode	See Table 17 , page 22.			
PDC3	Array static power in Flash*Freeze mode	See Table 14 , page 21.			
PDC4	Static PLL contribution at 1.2 V operating core voltage (for A3PE600L and A3PE3000L only)	1.42 mW		N/A	
	Static PLL contribution 1.5 V operating core voltage	2.55 mW			
PDC5	Bank quiescent power (V_{CCI} -dependent)	See Table 14 , page 21, Table 15 , page 21, Table 17 , page 22.			
PDC6	I/O input pin static power (standard-dependent)	See Table 19 , page 22. through Table 21 , page 24.			
PDC7	I/O output pin static power (standard-dependent)	See Table 22 , page 24 through Table 24 , page 26.			

Note: For a different output load, drive strength, or slew rate, Microsemi recommends using the Microsemi power spreadsheet calculator or SmartPower tool in the Libero SoC.

3.1.4.4 Power Calculation Methodology

This section describes a simplified method to estimate power consumption of an application. For more accurate and detailed power estimations, use the SmartPower tool in the Libero SoC software.

The power calculation methodology described below uses the following variables:

- The number of PLLs as well as the number and the frequency of each output clock generated
- The number of combinatorial and sequential cells used in the design
- The internal clock frequencies
- The number and the standard of I/O pins used in the design
- The number of RAM blocks used in the design
- Toggle rates of I/O pins as well as VersaTiles—guidelines are provided in [Table 28](#), page 30.
- Enable rates of output buffers—guidelines are provided for typical applications in [Table 29](#), page 30.
- Read rate and write rate to the memory—guidelines are provided for typical applications in [Table 29](#), page 30. The calculation should be repeated for each clock domain defined in the design.

3.1.4.5 Methodology

3.1.4.5.1 Total Power Consumption— P_{TOTAL}

$$P_{TOTAL} = P_{STAT} + P_{DYN}$$

P_{STAT} is the total static power consumption.

P_{DYN} is the total dynamic power consumption.

3.1.4.5.2 Total Static Power Consumption— P_{STAT}

$$P_{STAT} = (PDC0 \text{ or } PDC1 \text{ or } PDC2 \text{ or } PDC3) + N_{BANKS} * P_{DC5} + N_{INPUTS} * PDC6 + N_{OUTPUTS} * PDC7$$

N_{INPUTS} is the number of I/O input buffers used in the design.

$N_{OUTPUTS}$ is the number of I/O output buffers used in the design.

N_{BANKS} is the number of I/O banks powered in the design.

3.1.4.5.3 Total Dynamic Power Consumption— P_{DYN}

$$P_{DYN} = P_{CLOCK} + P_{S-CELL} + P_{C-CELL} + P_{NET} + P_{INPUTS} + P_{OUTPUTS} + P_{MEMORY} + P_{PLL}$$

3.1.4.5.4 Global Clock Contribution— P_{CLOCK}

$$P_{CLOCK} = (PAC1 + N_{SPINE} * PAC2 + N_{ROW} * PAC3 + N_{S-CELL} * PAC4) * F_{CLK}$$

N_{SPINE} is the number of global spines used in the user design—guidelines are provided in [Table 28](#), page 30.

N_{ROW} is the number of VersaTile rows used in the design—guidelines are provided in [Table 28](#), page 30.

F_{CLK} is the global clock signal frequency.

N_{S-CELL} is the number of VersaTiles used as sequential modules in the design.

PAC1, PAC2, PAC3, and PAC4 are device-dependent.

3.1.4.5.5 Sequential Cells Contribution— P_{S-CELL}

$$P_{S-CELL} = N_{S-CELL} * (PAC5 + \alpha_1 / 2 * PAC6) * F_{CLK}$$

N_{S-CELL} is the number of VersaTiles used as sequential modules in the design. When a multi-tile sequential cell is used, it should be accounted for as 1.

α_1 is the toggle rate of VersaTile outputs—guidelines are provided in [Table 28](#), page 30.

F_{CLK} is the global clock signal frequency.

3.1.4.5.6 Combinatorial Cells Contribution— P_{C-CELL}

$$P_{C-CELL} = N_{C-CELL} * \alpha_1 / 2 * PAC7 * F_{CLK}$$

N_{C-CELL} is the number of VersaTiles used as combinatorial modules in the design.

α_1 is the toggle rate of VersaTile outputs—guidelines are provided in [Table 28](#), page 30.

F_{CLK} is the global clock signal frequency.

3.1.4.5.7 Routing Net Contribution— P_{NET}

$$P_{NET} = (N_{S-CELL} + N_{C-CELL}) * \alpha_1 / 2 * PAC8 * F_{CLK}$$

N_{S-CELL} is the number of VersaTiles used as sequential modules in the design.

N_{C-CELL} is the number of VersaTiles used as combinatorial modules in the design.

α_1 is the toggle rate of VersaTile outputs—guidelines are provided in [Table 28](#), page 30.

F_{CLK} is the global clock signal frequency.

3.1.4.5.8 I/O Input Buffer Contribution— P_{INPUTS}

$$P_{INPUTS} = N_{INPUTS} * \alpha_2 / 2 * PAC9 * F_{CLK}$$

N_{INPUTS} is the number of I/O input buffers used in the design.

α_2 is the I/O buffer toggle rate—guidelines are provided in [Table 28](#), page 30.

F_{CLK} is the global clock signal frequency.

3.1.4.5.9 I/O Output Buffer Contribution— $P_{OUTPUTS}$

$$P_{OUTPUTS} = N_{OUTPUTS} * \alpha_2 / 2 * \beta_1 * PAC10 * F_{CLK}$$

$N_{OUTPUTS}$ is the number of I/O output buffers used in the design.

α_2 is the I/O buffer toggle rate—guidelines are provided in [Table 28](#), page 30.

β_1 is the I/O buffer enable rate—guidelines are provided in [Table 29](#), page 30.

F_{CLK} is the global clock signal frequency.

3.1.4.5.10 RAM Contribution— P_{MEMORY}

$$P_{\text{MEMORY}} = P_{\text{AC11}} * N_{\text{BLOCKS}} * F_{\text{READ-CLOCK}} * \beta_2 + P_{\text{AC12}} * N_{\text{BLOCK}} * F_{\text{WRITE-CLOCK}} * \beta_3$$

N_{BLOCKS} is the number of RAM blocks used in the design.

$F_{\text{READ-CLOCK}}$ is the memory read clock frequency.

β_2 is the RAM enable rate for read operations.

$F_{\text{WRITE-CLOCK}}$ is the memory write clock frequency.

β_3 is the RAM enable rate for write operations—guidelines are provided in Table 29, page 30.

3.1.4.5.11 PLL Contribution— P_{PLL}

$$P_{\text{PLL}} = P_{\text{DC4}} + P_{\text{AC13}} * F_{\text{CLKOUT}}$$

F_{CLKOUT} is the output clock frequency.¹

3.1.4.6 Guidelines

3.1.4.6.1 Toggle Rate Definition

A toggle rate defines the frequency of a net or logic element relative to a clock. It is a percentage. If the toggle rate of a net is 100%, this means that this net switches at half the clock frequency. Below are some examples:

- The average toggle rate of a shift register is 100% because all flip-flop outputs toggle at half of the clock frequency.
- The average toggle rate of an 8-bit counter is 25%:
 - Bit 0 (LSB) = 100%
 - Bit 1 = 50%
 - Bit 2 = 25%
 - ...
 - Bit 7 (MSB) = 0.78125%
 - Average toggle rate = (100% + 50% + 25% + 12.5% + . . . + 0.78125%) / 8

3.1.4.6.2 Enable Rate Definition

Output enable rate is the average percentage of time during which tristate outputs are enabled. When nontristate output buffers are used, the enable rate should be 100%.

Table 28 • Toggle Rate Guidelines Recommended for Power Calculation

Component	Definition	Guideline
α_1	Toggle rate of VersaTile outputs	10%
α_2	I/O buffer toggle rate	10%

Table 29 • Enable Rate Guidelines Recommended for Power Calculation

Component	Definition	Guideline
β_1	I/O output buffer enable rate	100%
β_2	RAM enable rate for read operations	12.5%
β_3	RAM enable rate for write operations	12.5%

1. If a PLL is used to generate more than one output clock, include each output clock in the formula by adding its corresponding contribution ($P_{\text{AC13}} * F_{\text{CLKOUT}}$ product) to the total PLL contribution.

3.1.5 User I/O Characteristics

3.1.5.1 Timing Model

Figure 8 • Timing Model Operating Conditions: –1 Speed, Military Temperature Range (T_J = 125 °C), Worst-Case V_{CC} = 1.14 V (example for A3PE3000L and A3PE600L)




Figure 9 • Input Buffer Timing Model and Delays (Example)





Figure 10 • Output Buffer Model and Delays (example)






Figure 11 • Tristate Output Buffer Timing Model and Delays (example)



3.1.5.2 Overview of I/O Performance

3.1.5.2.1 Summary of I/O DC Input and Output Levels – Default I/O Software Settings

Table 30 • Summary of Maximum and Minimum DC Input and Output Levels Applicable to Military Conditions—Software Default Settings Applicable to Pro I/Os for A3PE600L and A3PE3000L Only

I/O Standard	Drive Strength	Equiv. Software Default Drive Strength Option ¹	Slew Rate	VIL		VIH		VOL		VOH		I _{OL} ²	I _{OH} ²
				Min. V	Max. V	Min. V	Max. V	Min. V	Max. V	Min. V	Max. V	mA	mA
3.3 V LVTTTL/ 3.3 V LVCMOS	12 mA	12 mA	High	-0.3	0.8	2	3.6	0.4	2.4			12	12
3.3 V LVCMOS Wide Range ^{1, 3}	100 μA	12 mA	High	-0.3	0.8	2	3.6	0.2	VCCI - 0.2			0.1	0.1
2.5 V LVCMOS	12 mA	12 mA	High	-0.3	0.7	1.7	3.6	0.7	1.7			12	12
1.8 V LVCMOS	12 mA	12 mA	High	-0.3	0.35 * VCCI	0.65 * VCCI	3.6	0.45	VCCI - 0.45			12	12
1.5 V LVCMOS	12 mA	12 mA	High	-0.3	0.35 * VCCI	0.65 * VCCI	3.6	0.25 * VCCI	0.75 * VCCI			12	12
1.2 V LVCMOS ^{4,5}	2 mA	2 mA	High	-0.3	0.35 * VCCI	0.65 * VCCI	3.6	0.25 * VCCI	0.75 * VCCI			2	2
1.2 V LVCMOS Wide Range ^{1,4,5}	100 μA	2 mA	High	-0.3	0.3 * VCCI	0.7 * VCCI	3.6	0.1	VCCI - 0.1			0.1	0.1
3.3 V PCI	Per PCI Specification												
3.3 V PCI-X	Per PCI-X Specification												
3.3 V GTL	20 mA ⁶	20 mA	High	-0.3	VREF - 0.05	VREF + 0.05	3.6	0.4				20	20
2.5 V GTL	20 mA ⁶	20 mA	High	-0.3	VREF - 0.05	VREF + 0.05	3.6	0.4				20	20
3.3 V GTL+	35 mA	35 mA	High	-0.3	VREF - 0.1	VREF + 0.1	3.6	0.6				35	35
2.5 V GTL+	33 mA	33 mA	High	-0.3	VREF - 0.1	VREF + 0.1	3.6	0.6				33	33
HSTL (I)	8 mA	8 mA	High	-0.3	VREF - 0.1	VREF + 0.1	3.6	0.4	VCCI - 0.4			8	8
HSTL (II)	15 mA ⁶	15 mA ⁶	High	-0.3	VREF - 0.1	VREF + 0.1	3.6	0.4	VCCI - 0.4			15	15
SSTL2 (I)	15 mA	15 mA	High	-0.3	VREF - 0.2	VREF + 0.2	3.6	0.54	VCCI - 0.62			15	15
SSTL2 (II)	18 mA	18 mA	High	-0.3	VREF - 0.2	VREF + 0.2	3.6	0.35	VCCI - 0.43			18	18
SSTL3 (I)	14 mA	14 mA	High	-0.3	VREF - 0.2	VREF + 0.2	3.6	0.7	VCCI - 1.1			14	14
SSTL3 (II)	21 mA	21 mA	High	-0.3	VREF - 0.2	VREF + 0.2	3.6	0.5	VCCI - 0.9			21	21

- Note that 1.2 V LVCMOS and 3.3 V LVCMOS wide range is applicable to 100 μ A drive strength only. The configuration will not operate at the equivalent software default drive strength. These values are for normal ranges only.
- Currents are measured at 125°C junction temperature.
- All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD-8B specification.
- Applicable to A3PE600L and A3PE3000L devices operating at VCCI ³ VCC.
- All LVCMOS 1.2 V software macros support LVCMOS 1.2 V wide range as specified in the JESD8-12 specification.
- Output drive strength is below JEDEC specification.

Note: Output slew rate can be extracted using the IBIS Models.

Table 31 • Summary of Maximum and Minimum DC Input and Output Levels Applicable to Military Conditions—Software Default Settings Applicable to Advanced I/O Banks for A3P250, A3P600, and A3P1000 Only

I/O Standard	Drive Strength	Equiv. Software Default Drive Strength Option ¹	Slew Rate	VIL		VIH	VOL		VOH	I _{OL} ²	I _{OH} ²
				Min. (V)	Max. (V)	Min. (V)	Max. (V)	Max. (V)	Min. (V)	mA	mA
3.3 V LVTTTL / 3.3 V LVCMOS	12 mA	12 mA	High	-0.3	0.8	2	3.6	0.4	2.4	12	12
3.3 V LVCMOS Wide Range ^{1,3}	100 μ A	12 mA	High	-0.3	0.8	2	3.6	0.2	VCCI - 0.2	0.1	0.1
2.5 V LVCMOS	12 mA	12 mA	High	-0.3	0.7	1.7	2.7	0.7	1.7	12	12
1.8 V LVCMOS	12 mA	12 mA	High	-0.3	0.35 * VCCI	0.65 * VCCI	1.9	0.45	VCCI - 0.45	12	12
1.5 V LVCMOS	12 mA	12 mA	High	-0.3	0.35 * VCCI	0.65 * VCCI	1.575	0.25 * VCCI	0.75 * VCCI	12	12
3.3 V PCI	Per PCI specifications										
3.3 V PCI-X	Per PCI-X specifications										

- Note that 3.3 V LVCMOS wide range is applicable to 100 μ A drive strength only. The configuration will not operate at the equivalent software default drive strength. These values are for normal ranges only.
- Currents are measured at 125 °C junction temperature.
- Output slew rate can be extracted using the IBIS Models.

Note:

- Output drive strength is below JEDEC specification.
- All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD-8B specification.

Table 32 • Summary of Maximum and Minimum DC Input and Output Levels Applicable to Military Conditions—Software Default Settings Applicable to Standard Plus I/O Banks for A3P250, A3P600, and A3P1000 Only

I/O Standard	Drive Strength	Equiv. Software Default Drive Strength Option ¹	Slew Rate	VIL		VIH		VOL	VOH	I _{OL} ²	I _{OH} ²
				Min. V	Max. V	Min. V	Max. V	Max. V	Min. V	mA	mA
3.3 V LVTTTL / 3.3 V LVCMOS	12 mA	12 mA	High	-0.3	0.8	2	3.6	0.4	2.4	12	12
3.3 V LVCMOS Wide Range ^{1,3}	100 µA	12 mA	High	-0.3	0.8	2	3.6	0.2	VCCI - 0.2	0.1	0.1
2.5 V LVCMOS	12 mA	12 mA	High	-0.3	0.7	1.7	2.7	0.7	1.7	12	12
1.8 V LVCMOS	8 mA	8 mA	High	-0.3	0.35 * VCCI	0.65 * VCCI	1.9	0.45	VCCI - 0.45	8	8
1.5 V LVCMOS	4 mA	4 mA	High	-0.3	0.35 * VCCI	0.65 * VCCI	1.575	0.25 * VCCI	0.75 * VCCI	4	4
3.3 V PCI	Per PCI specifications										
3.3 V PCI-X	Per PCI-X specifications										

- Note that 3.3 V LVCMOS wide range is applicable to 100 µA drive strength only. The configuration will not operate at the equivalent software default drive strength. These values are for normal ranges only.
- Currents are measured at 125°C junction temperature.
- Output slew rate can be extracted using the IBIS Models.

Note:

- Output drive strength is below JEDEC specification.
- All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD-8B specification.

Table 33 • Summary of Maximum and Minimum DC Input Levels Applicable to Military Conditions

DC I/O Standard	Military ¹	
	I _{IL} ² µA	I _{IH} ³ µA
3.3 V LVTTTL/3.3 V LVCMOS	15	15
3.3 V LVCMOS Wide Range	15	15
2.5 V LVCMOS	15	15
1.8 V LVCMOS	15	15
1.5 V LVCMOS	15	15
1.2 V LVCMOS ⁴	15	15
1.2 V LVCMOS Wide Range ⁴	15	15
3.3 V PCI	15	15
3.3 V PCI-X	15	15
3.3 V GTL	15	15

Table 33 • Summary of Maximum and Minimum DC Input Levels Applicable to Military Conditions

DC I/O Standard	Military ¹	
	I _{IL} ² μA	I _{IH} ³ μA
2.5 V GTL	15	15
3.3 V GTL+	15	15
2.5 V GTL+	15	15
HSTL (I)	15	15
HSTL (II)	15	15
SSTL2 (I)	15	15
SSTL2 (II)	15	15
SSTL3 (I)	15	15
SSTL3 (II)	15	15

1. Military temperature range: –55 °C to 125 °C.
2. I_{IL} is the input leakage current per I/O pin over recommended operation conditions where –0.3 V < V_{IN} < V_{IL}.
3. I_{IH} is the input leakage current per I/O pin over recommended operating conditions V_{IH} < V_{IN} < V_{CCI}. Input current is larger when operating outside recommended ranges.
4. Applicable to Military A3PE600L and A3PE3000L devices operating at V_{CCI} ≥ V_{CC}.

3.1.5.2.2 Summary of I/O Timing Characteristics – Default I/O Software Settings

Table 34 • Summary of AC Measuring Points

Standard	Input/Output Supply Voltage	Input Reference Voltage (VREF_TYP)	Board Termination Voltage (VTT_REF)	Measuring Trip Point (Vtrip)
3.3 V LVTTTL / 3.3 V LVCMOS	3.30 V			1.4 V
3.3 V LVCMOS Wide Range	3.30 V			1.4 V
2.5 V LVCMOS	2.50 V			1.2 V
1.8 V LVCMOS	2.50 V			0.90 V
1.5 V LVCMOS	1.80 V			0.75 V
1.2 V LVCMOS*	1.50 V			0.6 V
1.2 V LVCMOS Wide Range ¹	1.20 V			0.6 V
3.3 V PCI	1.20 V			0.285 * V _{CCI} (RR)
	3.30 V			0.615 * V _{CCI} (FF))
3.3 V PCI-X	3.30 V			0.285 * V _{CCI} (RR)
	3.30 V			0.615 * V _{CCI} (FF)
3.3 V GTL	2.50 V	0.8 V	1.2 V	VREF
2.5 V GTL	3.30 V	0.8 V	1.2 V	VREF
3.3 V GTL+	2.50 V	1.0 V	1.5 V	VREF
2.5 V GTL+	1.50 V	1.0 V	1.5 V	VREF
HSTL (I)	1.50 V	0.75 V	0.75 V	VREF
HSTL (II)	3.30 V	0.75 V	0.75 V	VREF
SSTL2 (I)	3.30 V	1.25 V	1.25 V	VREF

Table 34 • Summary of AC Measuring Points (continued)

Standard	Input/Output Supply Voltage	Input Reference Voltage (VREF_TYP)	Board Termination Voltage (VTT_REF)	Measuring Trip Point (Vtrip)
SSTL2 (II)	2.50 V	1.25 V	1.25 V	VREF
SSTL3 (I)	2.50 V	1.5 V	1.485 V	VREF
SSTL3 (II)	2.50 V	1.5 V	1.485 V	VREF
LVDS	3.30 V			Cross point
LVPECL				Cross point

1. Applicable to A3PE600L and A3PE3000L devices operating at 1.2 V core regions only.

Table 35 • I/O AC Parameter Definitions

Parameter	Parameter Definition
t _{DP}	Data to Pad delay through the Output Buffer
t _{PY}	Pad to Data delay through the Input Buffer
t _{DOUT}	Data to Output Buffer delay through the I/O interface
t _{EOUT}	Enable to Output Buffer Tristate Control delay through the I/O interface
t _{DIN}	Input Buffer to Data delay through the I/O interface
t _{HZ}	Enable to Pad delay through the Output Buffer—High to Z
t _{ZH}	Enable to Pad delay through the Output Buffer—Z to High
t _{LZ}	Enable to Pad delay through the Output Buffer—Low to Z
t _{ZL}	Enable to Pad delay through the Output Buffer—Z to Low
t _{ZHS}	Enable to Pad delay through the Output Buffer with delayed enable—Z to High
t _{ZLS}	Enable to Pad delay through the Output Buffer with delayed enable—Z to Low

3.1.5.2.3 1.2 V Core Operating Voltage

Table 36 • Summary of I/O Timing Characteristics—Software Default Settings
–1 Speed Grade, Military-Case Conditions: T_J = 125 °C, Worst Case VCC = 1.14 V, Worst Case VCCI Applicable to Pro I/Os for A3PE600L and A3PE3000L Only

Standard	Drive Strength (mA)	Equivalent Software Default Drive Strength Option ¹	Slew Rate	Capacitive Load (pF) ²	External Resistor (Ω)	t _{POUT} (ns)	t _{DP} (ns)	t _{DIN} (ns)	t _{PY} (ns)	t _{PYS} (ns)	t _{EOUT} (ns)	t _{ZL} (ns)	t _{ZH} (ns)	t _{LZ} (ns)	t _{HZ} (ns)	t _{ZLS} (ns)	t _{ZHS} (ns)
3.3 V LVTTTL / 3.3 V LVCMOS	12 mA	12 mA	High	5		0.68	2.09	0.05	1.4	2.0	0.44	2.1	1.56	2.7	3.06	3.99	3.43
									9	3		2		6			
3.3 V LVCMOS Wide Range ³	100 μA	12 mA	High	5		0.68	3.01	0.04	1.8	2.6	0.44	3.0	2.22	4.0	4.42	4.89	4.09
									6	9		1		3			
2.5 V LVCMOS	12 mA	12 mA	High	5		0.68	2.12	0.04	1.7	2.1	0.44	2.1	1.74	2.8	2.95	4.03	3.62
									3	7		5		4			

Table 36 • Summary of I/O Timing Characteristics—Software Default Settings
 –1 Speed Grade, Military-Case Conditions: $T_J = 125^\circ\text{C}$, Worst Case $V_{CC} = 1.14\text{ V}$, Worst Case V_{CCI} Applicable to Pro I/Os for A3PE600L and A3PE3000L Only (continued)

Standard	Drive Strength (mA)	Equivalent Software Default Drive Strength Option ¹	Slew Rate	Capacitive Load (pF) ²	External Resistor (Ω)	t_{DOUT} (ns)	t_{DP} (ns)	t_{DIN} (ns)	t_{PY} (ns)	t_{PYS} (ns)	t_{EOUT} (ns)	t_{ZL} (ns)	t_{ZH} (ns)	t_{LZ} (ns)	t_{HZ} (ns)	t_{ZLS} (ns)	t_{ZHS} (ns)
1.8 V LVCMOS	12 mA	12 mA	High	5		0.68	2.36	0.05	1.7 0	2.4 0	0.44 0	2.4	1.94 6	3.1	3.58	4.27	3.81
1.5 V LVCMOS	12 mA	12 mA	High	5		0.68	2.71	0.04	1.8 6	2.6 1	0.44 6	2.7	2.24 4	3.3	3.69	4.63	4.12
1.2 V LVCMOS	2 mA	2 mA	High	5		0.68	4.39	0.04	2.2 5	3.1 9	0.44 4	4.2	3.74 4	4.3	4.09	6.11	5.61
1.2 V LVCOMS Wide Range ⁴	100 μA	2 mA	High	5		0.68	4.39	0.04	2.2 5	3.1 9	0.44 4	4.2	3.74 4	4.3	4.09	6.11	5.61
3.3 V PCI	Per PCI spec		High	10	25 ⁵	0.68	2.37	0.04	2.3 1	3.1 3	0.44 0	2.4	1.68 7	2.7	3.06	4.28	3.56
3.3 V PCI-X	Per PCI-X spec		High	10	25 ⁵	0.68	2.37	0.04	2.3 1	3.1 3	0.44 0	2.4	1.68 7	2.7	3.06	4.28	3.56
3.3 V GTL	20 mA ⁶	20 mA ⁶	High	10	25	0.68	1.75	0.05	1.9 9		0.44 1	1.7	1.75			3.59	3.62
2.5 V GTL	20 mA ⁶	20 mA ⁶	High	10	25	0.68	1.79	0.05	1.9 3		0.44 2	1.8	1.79			3.70	3.67
3.3 V GTL+	35 mA	35 mA	High	10	25	0.68	1.74	0.05	1.9 9		0.44 6	1.7	1.73			3.64	3.61
2.5 V GTL+	33 mA	33 mA	High	10	25	0.68	1.86	0.05	1.9 3		0.44 9	1.8	1.77			3.77	3.64
HSTL (I)	8 mA	8 mA	High	20	25	0.68	2.68	0.05	2.3 4		0.44 3	2.7	2.65			4.60	4.52
HSTL (II)	15 mA ⁶	15 mA ⁶	High	20	50	0.68	2.55	0.05	2.3 4		0.44 9	2.5	2.28			4.47	4.16
SSTL2 (I)	15 mA	15 mA	High	30	25	0.68	1.80	0.05	1.7 8		0.44 2	1.8	1.55			1.82	1.55
SSTL2 (II)	15 mA	15 mA	High	30	50	0.68	1.83	0.05	1.7 8		0.44 6	1.8	1.49			1.86	1.49
SSTL3 (I)	14 mA	14 mA	High	30	25	0.68	1.95	0.05	1.7 1		0.44 8	1.9	1.55			1.98	1.55
SSTL3 (II)	21 mA	21 mA	High	30	50	0.68	1.75	0.05	1.7 1		0.44 7	1.7	1.41			1.77	1.41
LVDS	24 mA		High			0.68	1.59	0.05	2.11								
LVPECL	24 mA		High			0.68	1.51	0.05	1.8 4								

- Note that 1.2 V LVCMOS and 3.3 V LVCMOS wide range are applicable to 100 μ A drive strength only. The configuration will not operate at the equivalent software default drive strength. These values are for normal ranges only.
- Output delays provided in this table were extracted with an output load indicated in the Capacitive Load column. For a specific output load, refer to Designer software.
- All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD8-B specification.
- All LVCMOS 1.2 V software macros support LVCMOS 1.2 V wide range as specified in the JESD8-12 specification.
- Resistance is used to measure I/O propagation delays as defined in PCI specifications. See Figure 19, page 85 for connectivity. This resistor is not required during normal operation.
- Output drive strength is below JEDEC specification.

Note: For specific junction temperature and voltage supply levels, refer to Table 11, page 20 for derating values.

3.1.5.2.4 1.5 V Core Voltage

Table 37 • Summary of I/O Timing Characteristics—Software Default Settings
 –1 Speed Grade, Military-Case Conditions: $T_J = 125^\circ\text{C}$, $V_{CC} = 1.425\text{ V}$, Worst Case VCCI
 Applicable to Pro I/Os for A3PE600L and A3PE3000L Only

Standard	Drive Strength (mA)	Equivalent Software Default Drive Strength Option ¹	Slew Rate	Capacitive Load (pF) ²	External Resistor (Ω)	t_{DOUT} (ns)	t_{DP} (ns)	t_{DIN} (ns)	t_{PY} (ns)	t_{PYS} (ns)	t_{EOUT} (ns)	t_{ZL} (ns)	t_{ZH} (ns)	t_{LZ} (ns)	t_{HZ} (ns)	t_{ZLS} (ns)	t_{ZHS} (ns)
3.3 V LVTTTL / 3.3 V LVCMOS	12 mA	12 mA	High	5		0.52	1.97	0.03	1.23	1.78	0.34	1.99	1.46	2.63	2.89	3.23	2.71
3.3 V LVCOMS Wide Range ³	100 μ A	12 mA	High	5		0.52	2.89	0.03	1.61	2.44	0.34	2.88	2.12	3.89	4.25	4.12	3.36
2.5 V LVCMOS	12 mA	12 mA	High	5		0.52	2.01	0.03	1.49	1.93	0.34	2.02	1.65	2.71	2.78	3.27	2.89
1.8 V LVCMOS	12 mA	12 mA	High	5		0.52	2.24	0.03	1.44	2.14	0.34	2.26	1.84	3.02	3.41	3.51	3.08
1.5 V LVCMOS	12 mA	12 mA	High	5		0.52	2.60	0.03	1.60	2.35	0.34	2.62	2.14	3.21	3.52	3.87	3.39
3.3 V PCI	Per PCI spec		High	10	25 ⁴	0.52	2.25	0.03	2.03	2.88	0.34	2.27	1.58	2.64	2.89	3.52	2.83
3.3 V PCI-X	Per PCI-X spec		High	10	25 ⁴	0.52	2.25	0.03	2.03	2.88	0.34	2.27	1.58	2.64	2.89	3.52	2.83
3.3 V GTL	20 mA ⁵	20 mA ⁵	High	10	25	0.52	1.68	0.03	1.79		0.34	1.58	1.68			2.83	2.92
2.5 V GTL	20 mA ⁵	20 mA ⁵	High	10	25	0.52	1.72	0.03	1.73		0.34	1.69	1.72			2.93	2.97
3.3 V GTL+	35 mA	35 mA	High	10	25	0.52	1.66	0.03	1.79		0.34	1.63	1.66			2.88	2.90
2.5 V GTL+	33 mA	33 mA	High	10	25	0.52	1.75	0.03	1.73		0.34	1.76	1.69			3.00	2.94
HSTL (I)	8 mA	8 mA	High	20	25	0.52	2.57	0.03	2.14		0.34	2.59	2.55			3.84	3.79
HSTL (II)	15 mA ⁵	15 mA ⁵	High	20	50	0.52	2.44	0.03	2.14		0.34	2.46	2.19			3.71	3.43
SSTL2 (I)	15 mA	15 mA	High	30	25	0.52	1.68	0.03	1.58		0.34	1.69	1.46			1.69	1.46
SSTL2 (II)	18 mA	18 mA	High	30	50	0.52	1.72	0.03	1.58		0.34	1.73	1.39			1.73	1.39

Table 37 • Summary of I/O Timing Characteristics—Software Default Settings
 –1 Speed Grade, Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, $V_{CC} = 1.425\text{ V}$, Worst Case V_{CCI}
 Applicable to Pro I/Os for A3PE600L and A3PE3000L Only (continued)

Standard	Drive Strength (mA)	Equivalent Software Default Drive Strength Option ¹	Slew Rate	Capacitive Load (pF) ²	External Resistor (Ω)	t_{DOUT} (ns)	t_{DP} (ns)	t_{DIN} (ns)	t_{PY} (ns)	t_{PYS} (ns)	t_{EOUT} (ns)	t_{ZL} (ns)	t_{ZH} (ns)	t_{LZ} (ns)	t_{HZ} (ns)	t_{ZLS} (ns)	t_{ZHS} (ns)
SSTL3 (I)	14 mA	14 mA	High	30	25	0.52	1.83	0.03	1.51		0.34	1.84	1.45			1.84	1.45
SSTL3 (II)	21 mA	21 mA	High	30	50	0.52	1.63	0.03	1.51		0.34	1.64	1.31			1.64	1.31
LVDS	24 mA		High			0.52	1.48	0.03	1.86								
LVPECL	24 mA		High			0.52	1.40	0.03	1.61								

- Note that 3.3 V LVCMOS wide range is applicable to 100 μA drive strength only. The configuration will not operate at the equivalent software default drive strength. These values are for normal ranges only.
- Output delays provided in this table were extracted with an output load indicated in the Capacitive Load column. For a specific output load, refer to Designer software.
- All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD8-B specification.s
- Resistance is used to measure I/O propagation delays as defined in PCI specifications. See Figure 19, page 85 for connectivity. This resistor is not required during normal operation.
- Output drive strength is below JEDEC specification.

Note: For specific junction temperature and voltage supply levels, refer to Table 11, page 20 for derating values.

Table 38 • Summary of I/O Timing Characteristics—Software Default Settings
 –1 Speed Grade, Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, Worst Case $V_{CC} = 1.425\text{ V}$, Worst Case V_{CCI} Applicable to Advanced I/O Banks for A3P250 and A3P1000 Only

I/O Standard	Drive Strength (mA)	Equivalent Software Default Drive Strength Option ¹	Slew Rate	Capacitive Load (pF) ²	External Resistor (Ω)	t_{DOUT} (ns)	t_{DP} (ns)	t_{DIN} (ns)	t_{PY} (ns)	t_{EOUT} (ns)	t_{ZL} (ns)	t_{ZH} (ns)	t_{LZ} (ns)	t_{HZ} (ns)	t_{ZLS} (ns)	t_{ZHS} (ns)
3.3 V LVTTTL / 3.3 V LVCMOS	12 mA	12 mA	High	5		0.54	2.24	0.04	0.95	0.39	2.28	1.70	3.00	3.35	4.38	3.79
3.3 V LVCMOS Wide Range ³	100 μA	12 mA	High	5		0.54	3.47	0.04	1.44	0.39	3.47	2.57	4.65	5.18	6.64	5.75
2.5 V LVCMOS	12 mA	12 mA	High	5		0.54	2.26	0.04	1.23	0.39	2.30	1.89	3.09	3.22	4.39	3.99
1.8 V LVCMOS	12 mA	12 mA	High	5		0.54	2.49	0.04	1.14	0.39	2.54	2.12	3.46	3.82	4.63	4.21
1.5 V LVCMOS	12 mA	12 mA	High	5		0.54	2.85	0.04	1.35	0.39	2.90	2.45	3.69	3.93	4.99	4.55
3.3 V PCI	Per PCI spec.		High	10	25 ⁴	0.54	2.51	0.04	0.81	0.39	2.55	1.83	3.00	3.35	4.65	3.92

Table 38 • Summary of I/O Timing Characteristics—Software Default Settings
 –1 Speed Grade, Military-Case Conditions: T_J = 125 °C, Worst Case VCC = 1.425 V,
 Worst Case VCCI Applicable to Advanced I/O Banks for A3P250 and A3P1000 Only (continued)

I/O Standard	Drive Strength (mA)	Equivalent Software Default Drive Strength Option ¹	Slew Rate	Capacitive Load (pF) ²	External Resistor (Ω)	t _{DOUT} (ns)	t _{DP} (ns)	t _{DIN} (ns)	t _{PY} (ns)	t _{EOUT} (ns)	t _{ZL} (ns)	t _{ZH} (ns)	t _{LZ} (ns)	t _{HZ} (ns)	t _{ZLS} (ns)	t _{ZHS} (ns)
3.3 V PCI-X	Per PCI-X spec.		High	10	25 ⁴	0.54	2.51	0.04	0.78	0.39	2.55	1.83	3.00	3.35	4.65	3.92
LVDS	24 mA		High			0.54	1.76	0.04	1.55							
LVPECL	24 mA		High			0.54	1.68	0.04	1.31							

- Note that 3.3 V LVCMOS wide range is applicable to 100 μA drive strength only. The configuration will not operate at the equivalent software default drive strength. These values are for normal ranges only.
- Output delays provided in this table were extracted with an output load indicated in the Capacitive Load column. For a specific output load, refer to Designer software. Software default load is higher.
- All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD8-B specification.
- Resistance is used to measure I/O propagation delays as defined in PCI specifications. See Figure 19 on page 3-85 for connectivity. This resistor is not required during normal operation.

Note: For specific junction temperature and voltage supply levels, refer to Table 12, page 20 for derating values.

Table 39 • Summary of I/O Timing Characteristics—Software Default Settings
 –1 Speed Grade, Military-Case Conditions: T_J = 125 °C, Worst Case VCC = 1.425 V,
 Worst Case VCCI Applicable to Standard Plus I/O Banks for A3P250 and A3P1000 Only

I/O Standard	Drive Strength (mA)	Equivalent Software Default Drive Strength Option ¹	Slew Rate	Capacitive Load (pF) ²	External Resistor	t _{DOUT} (ns)	t _{DP} (ns)	t _{DIN} (ns)	t _{PY} (ns)	t _{EOUT} (ns)	t _{ZL} (ns)	t _{ZH} (ns)	t _{LZ} (ns)	t _{HZ} (ns)	t _{ZLS} (ns)	t _{ZHS} (ns)
3.3 V LVTTTL / 3.3 V LVCMOS	12 mA	12 mA	High	5		0.54	1.90	0.04	0.94	0.39	1.94	1.47	2.61	3.01	4.03	3.56
3.3 V LVCMOS Wide Range ³	100 μA	12 mA	High	5		0.54	2.94	0.04	1.42	0.39	2.94	2.22	4.03	4.66	6.12	5.40
2.5 V LVCMOS	12 mA	12 mA	High	5		0.54	1.94	0.04	1.21	0.39	1.97	1.62	2.64	2.91	4.07	3.71
1.8 V LVCMOS	8 mA	8 mA	High	5		0.54	1.94	0.04	1.21	0.39	1.97	1.62	2.64	2.91	4.07	3.71
1.5 V LVCMOS	4 mA	4 mA	High	5		0.54	2.62	0.04	1.33	0.39	2.67	2.23	2.84	2.93	4.77	4.32
3.3 V PCI	Per PCI spec.		High	10	25 ⁴	0.54	2.16	0.04	0.80	0.39	2.20	1.60	2.61	3.01	4.29	3.69
3.3 V PCI-X	Per PCI-X spec.		High	10	25 ⁴	0.54	2.16	0.04	0.78	0.39	2.20	1.60	2.61	3.01	4.29	3.69

- Note that 3.3 V LVCMOS wide range is applicable to 100 μ A drive strength only. The configuration will not operate at the equivalent software default drive strength. These values are for normal ranges only.
- Output delays provided in this table were extracted with an output load indicated in the Capacitive Load column. For a specific output load, refer to Designer software. Software default load is higher.
- All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD8-B specification.
- Resistance is used to measure I/O propagation delays as defined in PCI specifications. See [Figure 19](#), page 85 for connectivity. This resistor is not required during normal operation.

Note: For specific junction temperature and voltage supply levels, refer to [Table 12](#), page 20 for derating values.

3.1.5.3 Detailed I/O DC Characteristics

Table 40 • Input Capacitance

Symbol	Definition	Conditions	Min.	Max.	Units
C_{IN}	Input capacitance	$V_{IN} = 0$, $f = 1.0$ MHz		8	pF
C_{INCLK}	Input capacitance on the clock pin	$V_{IN} = 0$, $f = 1.0$ MHz		8	pF

Table 41 • I/O Output Buffer Maximum Resistances ¹ Applicable to Pro I/Os for A3PE600L and A3PE3000L Only

Standard	Drive Strength	$R_{PULL-DOWN} (\Omega)$ ²	$R_{PULL-UP} (\Omega)$ ³
3.3 V LVTTTL / 3.3 V LVCMOS	4 mA	100	300
	8 mA	50	150
	12 mA	25	75
	16 mA	17	50
	24 mA	11	33
3.3 V LVCMOS Wide Range	100 μ A	Same as regular 3.3 V LVCMOS	
2.5 V LVCMOS	4 mA	100	200
	8 mA	50	100
	12 mA	25	50
	16 mA	20	40
	24 mA	11	22
1.8 V LVCMOS	2 mA	200	225
	4 mA	100	112
	6 mA	50	56
	8 mA	50	56
	12 mA	20	22
	16 mA	20	22
1.5 V LVCMOS	2 mA	200	224
	4 mA	100	112
	6 mA	67	75
	8 mA	33	37
	12 mA	33	37
1.2 V LVCMOS ⁴	2 mA	158	158

Table 41 • I/O Output Buffer Maximum Resistances ¹ Applicable to Pro I/Os for A3PE600L and A3PE3000L Only (continued)

Standard	Drive Strength	R _{PULL-DOWN} (Ω) ²	R _{PULL-UP} (Ω) ³
1.2 V LVCMOS Wide Range ⁴	100 μA	158	158
3.3 V PCI/PCI-X	Per PCI/PCI-X specification	25	75
3.3 V GTL	20 mA ⁵	11	
2.5 V GTL	20 mA ⁵	14	
3.3 V GTL+	35 mA	12	
2.5 V GTL+	33 mA	15	
HSTL (I)	8 mA	50	50
HSTL (II)	15 mA ⁵	25	25
SSTL2 (I)	15 mA	27	31
SSTL2 (II)	18 mA	13	15
SSTL3 (I)	14 mA	44	69
SSTL3 (II)	21 mA	18	32

1. These maximum values are provided for informational reasons only. Minimum output buffer resistance values depend on VCCI, drive strength selection, temperature, and process. For board design considerations and detailed output buffer resistances, use the corresponding IBIS models located at <http://www.microsemi.com/products/fpga-soc/design-resources/ibis-models>.
2. $R_{(PULL-DOWN-MAX)} = (VOL_{spec}) / I_{OL_{spec}}$
3. $R_{(PULL-UP-MAX)} = (VCCImax - VOH_{spec}) / I_{OH_{spec}}$
4. Applicable to A3PE600L and A3PE3000L devices operating in the 1.2 V core range only.
5. Output drive strength is below JEDEC specification.

Table 42 • I/O Output Buffer Maximum Resistances ¹ Applicable to Advanced I/O Banks for A3P250 and A3P1000 Only

Standard	Drive Strength	R _{PULL-DOWN} (Ω) ²	R _{PULL-UP} (Ω) ³
3.3 V LVTTTL / 3.3 V LVCMOS	2 mA	100	300
	4 mA	100	300
	6 mA	50	150
	8 mA	50	150
	12 mA	25	75
	16 mA	17	50
	24 mA	11	33
3.3 V LVCMOS Wide Range	100 μA	Same as regular 3.3 V LVCMOS	
2.5 V LVCMOS	2 mA	100	300
	4 mA	100	300
	6 mA	50	150
	8 mA	50	150
	12 mA	25	75
	16 mA	17	50
	24 mA	11	33

Table 42 • I/O Output Buffer Maximum Resistances ¹ Applicable to Advanced I/O Banks for A3P250 and A3P1000 Only (continued)

Standard	Drive Strength	R _{PULL-DOWN} (Ω) ²	R _{PULL-UP} (Ω) ³
1.8 V LVCMOS	2 mA	100	200
	4 mA	100	200
	6 mA	50	100
	8 mA	50	100
	12 mA	25	50
	16 mA	20	40
1.5 V LVCMOS	2 mA	200	224
	4 mA	100	112
	6 mA	67	75
	8 mA	33	37
	12 mA	33	37
3.3 V PCI/PCI-X	Per PCI/PCI-X specification	25	75

1. These maximum values are provided for informational reasons only. Minimum output buffer resistance values depend on V_{CCI}, drive strength selection, temperature, and process. For board design considerations and detailed output buffer resistances, use the corresponding IBIS models located at <http://www.microsemi.com/products/fpga-soc/design-resources/ibis-models>.
2. R_(PULL-DOWN-MAX) = (VOLspec) / I_{OLspec}
3. R_(PULL-UP-MAX) = (VCCI_{max} – VOHspec) / I_{OHspec}

Table 43 • I/O Output Buffer Maximum Resistances ¹ Applicable to Standard Plus I/O Banks for A3P250 and A3P1000 Only

Standard	Drive Strength	R _{PULL-DOWN} (Ω) ²	R _{PULL-UP} (Ω) ³
3.3 V LVTTTL / 3.3 V LVCMOS	2 mA	100	300
	4 mA	100	300
	6 mA	50	150
	8 mA	50	150
	12 mA	25	75
	16 mA	25	75
3.3 V LVCMOS Wide Range	100 μA	Same as regular 3.3 V LVCMOS	
2.5 V LVCMOS	2 mA	100	200
	4 mA	100	200
	6 mA	50	100
	8 mA	50	100
	12 mA	25	50
1.8 V LVCMOS	2 mA	200	225
	4 mA	100	112
	6 mA	50	56
	8 mA	50	56

Table 43 • I/O Output Buffer Maximum Resistances ¹ Applicable to Standard Plus I/O Banks for A3P250 and A3P1000 Only (continued)

Standard	Drive Strength	R _{PULL-DOWN} (Ω) ²	R _{PULL-UP} (Ω) ³
1.5 V LVCMOS	2 mA	200	224
	4 mA	100	112
3.3 V PCI/PCI-X	Per PCI/PCI-X specification	25	75

1. These maximum values are provided for informational reasons only. Minimum output buffer resistance values depend on V_{CCI}, drive strength selection, temperature, and process. For board design considerations and detailed output buffer resistances, use the corresponding IBIS models located at <http://www.microsemi.com/products/fpga-soc/design-resources/ibis-models>.
2. R_(PULL-DOWN-MAX) = (VOLspec) / IOLspec
3. R_(PULL-UP-MAX) = (VCCI_{max} – VOHspec) / IOHspec

Table 44 • I/O Weak Pull-Up/Pull-Down Resistances Minimum and Maximum Weak Pull-Up/Pull-Down Resistance Values

VCCI	R _(WEAK PULL-UP) ¹ (Ω)		R _(WEAK PULL-DOWN) ² (Ω)	
	Min.	Max.	Min.	Max.
3.3 V	10 k	95 k	13 k	45 k
3.3 V (wide range I/Os)	10 k	95 k	13 k	45 k
2.5 V	11 k	100 k	17 k	74 k
1.8 V	19 k	85 k	23 k	110 k
1.5 V	20 k	120 k	17 k	156 k
1.2 V	30 k	450 k	25 k	300 k
1.2 V (wide range I/Os)	20 k	450 k	17 k	300 k

1. R_(WEAK PULL-UP-MAX) = (VCCI_{max} – VOHspec) / I_(WEAK PULL-UP-MIN)
2. R_(WEAK PULL-DOWN-MAX) = (VOLspec) / I_(WEAK PULL-UP-MIN)

Table 45 • I/O Short Currents IOSH/IOSL Applicable to Pro I/Os for A3PE600L and A3PE3000L Only

	Drive Strength	I _{OSL} (mA) ¹	I _{OSH} (mA) ¹
3.3 V LVTTTL / 3.3 V LVCMOS	4 mA	25	27
	8 mA	51	54
	12 mA	103	109
	16 mA	132	127
	24 mA	268	181
3.3 V LVCMOS Wide Range	100 µA	Same specification as regular LVCMOS 3.3 V	
2.5 V LVCMOS	4 mA	16	18
	8 mA	32	37
	12 mA	65	74
	16 mA	83	87
	24 mA	169	124
1.8 V LVCMOS	2 mA	9	11
	4 mA	17	22
	6 mA	35	44
	8 mA	45	51
	12 mA	91	74
	16 mA	91	74
1.5 V LVCMOS	2 mA	13	16
	4 mA	25	33
	6 mA	32	39
	8 mA	66	55
	12 mA	66	55
1.2 V LVCMOS	2 mA	TBD	TBD
1.2 V LVCMOS Wide Range	100 µA	TBD	TBD
3.3 V PCI/PCIX	Per PCI/PCI-X specification	Per PCI Curves	
3.3 V GTL	20 mA ²	268	181
2.5 V GTL	20 mA ²	169	124
3.3 V GTL+	35 mA	268	181
2.5 V GTL+	33 mA	169	124
HSTL (I)	8 mA	32	39
HSTL (II)	15 mA ²	66	55
SSTL2 (I)	15 mA	83	87
SSTL2 (II)	18 mA	169	124
SSTL3 (I)	14 mA	51	54
SSTL3 (II)	21 mA	103	109

1. $T_J = 100^\circ\text{C}$
2. Output drive strength is below JEDEC specification.

Table 46 • I/O Short Currents IOSH/IOSL Applicable to Advanced I/O Banks for A3P250 and A3P1000 Only

	Drive Strength	I_{OSL} (mA) ¹	I_{OSH} (mA) ¹
3.3 V LVTTTL / 3.3V LVCMOS	2 mA	25	27
	4 mA	25	27
	6 mA	51	54
	8 mA	51	54
	12 mA	103	109
	16 mA	132	127
	24 mA	268	181
3.3 V LVCMOS Wide Range	100 μA	Same specification as regular LVCMOS 3.3 V	
2.5 V LVCMOS	2 mA	16	18
	4 mA	16	18
	6 mA	32	37
	8 mA	32	37
	12 mA	65	74
	16 mA	83	87
	24 mA	169	124
1.8 V LVCMOS	2 mA	9	11
	4 mA	17	22
	6 mA	35	44
	8 mA	45	51
	12 mA	91	74
	16 mA	91	74
1.5 V LVCMOS	2 mA	13	16
	4 mA	25	33
	6 mA	32	39
	8 mA	66	55
	12 mA	66	55
3.3 V PCI/PCI-X	Per PCI/PCI-X specification	103	109

1. $T_J = 100^\circ\text{C}$

Table 47 • I/O Short Currents I_{OSH}/I_{OSL} Applicable to Standard Plus I/O Banks for A3P250 and A3P1000 Only

	Drive Strength	I _{OSL} (mA) ¹	I _{OSH} (mA) ¹
3.3 V LVTTTL / 3.3V LVCMOS	2mA	25	27
	4mA	25	27
	6mA	51	54
	8mA	51	54
	12mA	103	109
	16mA	103	109
3.3 V LVCMOS Wide Range	100 µA	Same specification as regular LVCMOS 3.3 V	
2.5 V LVCMOS	2mA	16	18
	4mA	16	18
	6mA	32	37
	8mA	32	37
	12mA	65	74
1.8 V LVCMOS	2mA	9	11
	4mA	17	22
	6mA	35	44
	8mA	35	44
1.5V LVCMOS	2mA	13	16
	4mA	25	33
3.3 V PCI/PCI-X	Per PCI/PCI-X specification	103	109

1. T_J = 100 °C

Table 48 • Schmitt Trigger Input Hysteresis, Hysteresis Voltage Value (typical) for Schmitt Mode Input Buffers Applicable to A3PE600L and A3PE3000L Only

Input Buffer Configuration	Hysteresis Value (typical)
3.3 V LVTTTL/LVCMOS/PCI/PCI-X (Schmitt trigger mode)	240 mV
2.5 V LVCMOS (Schmitt trigger mode)	140 mV
1.8 V LVCMOS (Schmitt trigger mode)	80 mV
1.5 V LVCMOS (Schmitt trigger mode)	60 mV
1.2 V LVCMOS (Schmitt trigger mode)	40 mV

The length of time an I/O can withstand I_{OSH}/I_{OSL} events depends on the junction temperature. The reliability data below is based on a 3.3 V, 12 mA I/O setting, which is the worst case for this type of analysis.

For example, at 110°C, the short current condition would have to be sustained for more than three months to cause a reliability concern. The I/O design does not contain any short circuit protection, but such protection would only be needed in extremely prolonged stress conditions.

Table 49 • Duration of Short Circuit Event before Failure

Temperature (°C)	Time before Failure
-50	> 20 years
-40	> 20 years
0	> 20 years
25	> 20 years
70	5 years
85	2 years
100	6 months
110	3 months
125	1 month

Table 50 • I/O Input Rise Time, Fall Time, and Related I/O Reliability

Input Buffer	Input Rise/Fall Time (min.)	Input Rise/Fall Time (max.)	Reliability
LVTTL/LVCMOS	No requirement	10 ns *	20 years (110 °C)
LVDS/B-LVDS/ M-LVDS/LVPECL	No requirement	10 ns *	10 years (100 °C)

Note: The maximum input rise/fall time is related to the noise induced in the input buffer trace. If the noise is low, the rise time and fall time of input buffers can be increased beyond the maximum value. The longer the rise/fall times, the more susceptible the input signal is to the board noise. Microsemi recommends signal integrity evaluation/characterization of the system to ensure that there is no excessive noise coupling into input signals.

3.1.5.4 Single-Ended I/O Characteristics

3.1.5.4.1 3.3 V LVTTL / 3.3 V LVCMOS

Low-Voltage Transistor–Transistor Logic (LVTTL) is a general-purpose standard (EIA/JESD) for 3.3 V applications. It uses an LVTTL input buffer and push-pull output buffer.

Table 51 • Minimum and Maximum DC Input and Output Levels Applicable to Pro I/Os for A3PE600L and A3PE3000L Only

3.3 V LVTTL / 3.3 V LVCMOS Drive Strength	VIL		VIH		VOL Max. V	VOH Min. V	IO L IO H		IOSL Max. mA ³	IOSH Max. mA ³	IIL ¹ IIH ²	
	Min. V	Max. V	Min. V	Max. V			mA	mA			μA ⁴	μA ⁴
4 mA	-0.3	0.8	2	3.6	0.4	2.4	4	4	25	27	15	15
8 mA	-0.3	0.8	2	3.6	0.4	2.4	8	8	51	54	15	15
12 mA	-0.3	0.8	2	3.6	0.4	2.4	12	12	103	109	15	15
16 mA	-0.3	0.8	2	3.6	0.4	2.4	16	16	132	127	15	15
24 mA	-0.3	0.8	2	3.6	0.4	2.4	24	24	268	181	15	15

1. I_{IL} is the input leakage current per I/O pin over recommended operation conditions where $-0.3V < V_{IN} < V_{IL}$.
2. I_{IH} is the input leakage current per I/O pin over recommended operating conditions $V_{IH} < V_{IN} < V_{CCI}$. Input current is larger when operating outside.
3. Currents are measured at 100°C junction temperature and maximum voltage.
4. Currents are measured at 125°C junction temperature.

Note: Software default selection highlighted in gray.

Table 52 • Minimum and Maximum DC Input and Output Levels Applicable to Advanced I/O Banks for A3P250 and A3P1000 Only

3.3 V LVTTTL / 3.3 V LVCMOS Drive Strength	VIL		VIH		VOL	VOH	IO L H		IOSL	I _{OSH}	I _{IL} ¹	I _{IH} ²
	Min. V	Max. V	Min. V	Max. V	Max. V	Min. V	mA	mA	Max. mA ³	Max. mA ³	μA ⁴	μA ⁴
2 mA	-0.3	0.8	2	3.6	0.4	2.4	2	2	25	27	15	15
4 mA	-0.3	0.8	2	3.6	0.4	2.4	4	4	25	27	15	15
6 mA	-0.3	0.8	2	3.6	0.4	2.4	6	6	51	54	15	15
8 mA	-0.3	0.8	2	3.6	0.4	2.4	8	8	51	54	15	15
12 mA	-0.3	0.8	2	3.6	0.4	2.4	12	12	103	109	15	15
16 mA	-0.3	0.8	2	3.6	0.4	2.4	16	16	132	127	15	15
24 mA	-0.3	0.8	2	3.6	0.4	2.4	24	24	268	181	15	15

1. I_{IL} is the input leakage current per I/O pin over recommended operation conditions where $-0.3V < V_{IN} < V_{IL}$.
2. I_{IH} is the input leakage current per I/O pin over recommended operating conditions $V_{IH} < V_{IN} < V_{CCI}$. Input current is larger when operating outside.
3. Currents are measured at 100 °C junction temperature and maximum voltage.
4. Currents are measured at 125 °C junction temperature.

Note: Software default selection highlighted in gray.

Table 53 • Minimum and Maximum DC Input and Output Levels Applicable to Standard Plus I/O Banks for A3P250 and A3P1000 Only

3.3 V LVTTTL / 3.3 V LVCMOS Drive Strength	VIL		VIH		VOL	VOH	I _{OL}	I _{OH}	IOSL	I _{OSH}	I _{IL} ¹	I _{IH} ²
	Min. V	Max. V	Min. V	Max. V	Max. V	Min. V	mA	mA	Max. mA ³	Max. mA ³	μA ⁴	μA ⁴
2 mA	-0.3	0.8	2	3.6	0.4	2.4	2	2	25	27	15	15
4 mA	-0.3	0.8	2	3.6	0.4	2.4	4	4	25	27	15	15
6 mA	-0.3	0.8	2	3.6	0.4	2.4	6	6	51	54	15	15
8 mA	-0.3	0.8	2	3.6	0.4	2.4	8	8	51	54	15	15
12 mA	-0.3	0.8	2	3.6	0.4	2.4	12	12	103	109	15	15
16 mA	-0.3	0.8	2	3.6	0.4	2.4	16	16	103	109	15	15

1. I_{IL} is the input leakage current per I/O pin over recommended operation conditions where $-0.3V < V_{IN} < V_{IL}$.
2. I_{IH} is the input leakage current per I/O pin over recommended operating conditions $V_{IH} < V_{IN} < V_{CCI}$. Input current is larger when operating outside.
3. Currents are measured at 100 °C junction temperature and maximum voltage.

4. Currents are measured at 125 °C junction temperature.

Note: Software default selection highlighted in gray.

Figure 12 • AC Loading




Table 54 • AC Waveforms, Measuring Points, and Capacitive Loads

Input Low (V)	Input High (V)	Measuring Point ¹ (V)	VREF (Typ) (V)	C _{LOAD} (pF)
0	3.3	1.4		5

1. Measuring point = V_{trip} . See Table 34, page 38 for a complete table of trip points.

3.1.5.5 Timing Characteristics

3.1.5.5.1 1.2 V DC Core Voltage

Table 55 • 3.3 V LVTTTL / 3.3 V LVCMOS Low Slew Military-Case Conditions: $T_J = 125\text{ °C}$, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 3.0 V Applicable to Pro I/Os for A3PE600L and A3PE3000L Only

Drive Strength	Speed Grade													Units
		t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{PYS}	t _{EOUT}	t _{ZL}	t _{ZH}	t _{LZ}	t _{HZ}	t _{ZLS}	t _{ZHS}	
4 mA	Std.	0.80	6.04	0.05	1.75	2.38	0.52	6.14	4.84	2.68	2.43	8.35	7.05	ns
	-1	0.68	5.13	0.05	1.49	2.03	0.44	5.22	4.12	2.28	2.07	7.10	6.00	ns
8 mA	Std.	0.80	4.93	0.05	1.75	2.38	0.52	5.02	4.14	3.02	3.05	7.22	6.34	ns
	-1	0.68	4.20	0.05	1.49	2.03	0.44	4.27	3.52	2.57	2.59	6.14	5.40	ns
12 mA	Std.	0.80	4.15	0.05	1.75	2.38	0.52	4.22	3.61	3.25	3.43	6.43	5.81	ns
	-1	0.68	3.53	0.05	1.49	2.03	0.44	3.59	3.07	2.76	2.92	5.47	4.95	ns
16 mA	Std.	0.80	3.93	0.05	1.75	2.38	0.52	3.99	3.49	3.29	3.54	6.20	5.70	ns
	-1	0.68	3.34	0.05	1.49	2.03	0.44	3.40	2.97	2.80	3.01	5.27	4.85	ns
24 mA	Std.	0.80	3.81	0.05	1.75	2.38	0.52	3.87	3.51	3.36	3.94	6.08	5.71	ns
	-1	0.68	3.24	0.05	1.49	2.03	0.44	3.30	2.98	2.86	3.35	5.17	4.86	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 11, page 20 for derating values.

Table 56 • 3.3 V LVTTTL / 3.3 V LVCMOS High Slew Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, Worst-Case $V_{CC} = 1.14\text{ V}$, Worst-Case $V_{CCI} = 3.0\text{ V}$ Applicable to Pro I/Os for A3PE600L and A3PE3000L Only

Drive Strength	Speed Grade	Timing Parameters												Units
		t_{DOUT}	t_{DP}	t_{DIN}	t_{PY}	t_{PYS}	t_{EOUT}	t_{ZL}	t_{ZH}	t_{LZ}	t_{HZ}	t_{ZLS}	t_{ZHS}	
4 mA	Std.	0.80	3.40	0.05	1.75	2.38	0.52	3.45	2.60	2.68	2.58	5.66	4.81	ns
	-1	0.68	2.89	0.05	1.49	2.03	0.44	2.94	2.21	2.28	2.19	4.81	4.09	ns
8 mA	Std.	0.80	2.79	0.05	1.75	2.38	0.52	2.84	2.08	3.02	3.19	5.04	4.29	ns
	-1	0.68	2.38	0.05	1.49	2.03	0.44	2.41	1.77	2.57	2.72	4.29	3.65	ns
12 mA	Std.	0.80	2.45	0.05	1.75	2.38	0.52	2.49	1.83	3.25	3.59	4.70	4.04	ns
	-1	0.68	2.09	0.05	1.49	2.03	0.44	2.12	1.56	2.76	3.06	3.99	3.43	ns
16 mA	Std.	0.80	2.40	0.05	1.75	2.38	0.52	2.43	1.79	3.30	3.70	4.64	3.99	ns
	-1	0.68	2.04	0.05	1.49	2.03	0.44	2.07	1.52	2.81	3.15	3.95	3.40	ns
24 mA	Std.	0.80	2.42	0.05	1.75	2.38	0.52	2.46	1.72	3.37	4.10	4.66	3.93	ns
	-1	0.68	2.06	0.05	1.49	2.03	0.44	2.09	1.47	2.86	3.49	3.97	3.34	ns

Note:

- Software default selection highlighted in gray.
- For specific junction temperature and voltage supply levels, refer to [Table 11](#), page 20 for derating values.

3.1.5.5.2 1.5 V DC Core Voltage

Table 57 • 3.3 V LVTTTL / 3.3 V LVCMOS Low Slew Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, $V_{CC} = 1.425\text{ V}$, Worst-Case $V_{CCI} = 3.0\text{ V}$ Applicable to Pro I/Os for A3PE600L and A3PE3000L Only

Drive Strength	Speed Grade	Timing Parameters												Units
		t_{DOUT}	t_{DP}	t_{DIN}	t_{PY}	t_{PYS}	t_{EOUT}	t_{ZL}	t_{ZH}	t_{LZ}	t_{HZ}	t_{ZLS}	t_{ZHS}	
4 mA	Std.	0.61	5.90	0.04	1.45	2.09	0.40	5.98	4.73	2.52	2.24	7.45	6.19	ns
	-1	0.52	5.02	0.03	1.23	1.78	0.34	5.09	4.02	2.15	1.90	6.34	5.27	ns
8 mA	Std.	0.61	4.80	0.04	1.45	2.09	0.40	4.86	4.02	2.87	2.85	6.32	5.49	ns
	-1	0.52	4.08	0.03	1.23	1.78	0.34	4.13	3.42	2.44	2.43	5.38	4.67	ns
12 mA	Std.	0.61	4.02	0.04	1.45	2.09	0.40	4.06	3.49	3.09	3.23	5.53	4.96	ns
	-1	0.52	3.42	0.03	1.23	1.78	0.34	3.46	2.97	2.63	2.75	4.70	4.22	ns
16 mA	Std.	0.61	3.79	0.04	1.45	2.09	0.40	3.84	3.38	3.14	3.34	5.30	4.84	ns
	-1	0.52	3.23	0.03	1.23	1.78	0.34	3.26	2.87	2.67	2.84	4.51	4.12	ns
24 mA	Std.	0.61	3.67	0.04	1.45	2.09	0.40	3.72	3.39	3.20	3.74	5.18	4.86	ns
	-1	0.52	3.13	0.03	1.23	1.78	0.34	3.16	2.88	2.72	3.18	4.41	4.13	ns

Note: For specific junction temperature and voltage supply levels, refer to [Table 11](#), page 20 for derating values.

Table 58 • 3.3 V LVTTTL / 3.3 V LVCMOS High Slew Military-Case Conditions: $T_J = 125^\circ\text{C}$, $V_{CC} = 1.425\text{ V}$, Worst-Case $V_{CCI} = 3.0\text{ V}$ Applicable to Pro I/Os for A3PE600L and A3PE3000L Only

Drive Strength	Speed Grade	Timing Parameters												Units
		t_{DOUT}	t_{DP}	t_{DIN}	t_{PY}	t_{PYS}	t_{EOUT}	t_{ZL}	t_{ZH}	t_{LZ}	t_{HZ}	t_{ZLS}	t_{ZHS}	
4 mA	Std.	0.61	3.26	0.04	1.45	2.09	0.40	3.30	2.48	2.52	2.38	4.76	3.95	ns
	-1	0.52	2.77	0.03	1.23	1.78	0.34	2.80	2.11	2.15	2.03	4.05	3.36	ns
8 mA	Std.	0.61	2.66	0.04	1.45	2.09	0.40	2.68	1.97	2.87	3.00	4.15	3.43	ns
	-1	0.52	2.26	0.03	1.23	1.78	0.34	2.28	1.67	2.44	2.55	3.53	2.92	ns
12 mA	Std.	0.61	2.32	0.04	1.45	2.09	0.40	2.33	1.72	3.09	3.40	3.80	3.18	ns
	-1	0.52	1.97	0.03	1.23	1.78	0.34	1.99	1.46	2.63	2.89	3.23	2.71	ns
16 mA	Std.	0.61	2.26	0.04	1.45	2.09	0.40	2.28	1.67	3.15	3.51	3.74	3.14	ns
	-1	0.52	1.92	0.03	1.23	1.78	0.34	1.94	1.42	2.68	2.98	3.18	2.67	ns
24 mA	Std.	0.61	2.28	0.04	1.45	2.09	0.40	2.30	1.61	3.21	3.90	3.77	3.07	ns
	-1	0.52	1.94	0.03	1.23	1.78	0.34	1.96	1.37	2.73	3.32	3.20	2.61	ns

Note:

- Software default selection highlighted in gray.
- For specific junction temperature and voltage supply levels, refer to [Table 11](#), page 20 for derating values.

Table 59 • 3.3 V LVTTTL / 3.3 V LVCMOS Low Slew Military-Case Conditions: $T_J = 125^\circ\text{C}$, Worst-Case $V_{CC} = 1.425\text{ V}$, Worst-Case $V_{CCI} = 3.0\text{ V}$ Applicable to Advanced I/O Banks

Drive Strength	Speed Grade	Timing Parameters												Units
		t_{DOUT}	t_{DP}	t_{DIN}	t_{PY}	t_{EOUT}	t_{ZL}	t_{ZH}	t_{LZ}	t_{HZ}	t_{ZLS}	t_{ZHS}		
4 mA	Std.	0.63	6.25	0.05	1.12	0.45	6.37	5.29	2.91	2.70	8.83	7.75	ns	
	-1	0.54	5.32	0.04	0.95	0.39	5.42	4.50	2.47	2.30	7.51	6.59	ns	
6 mA	Std.	0.63	5.25	0.05	1.12	0.45	5.35	4.58	3.28	3.34	7.81	7.04	ns	
	-1	0.54	4.47	0.04	0.95	0.39	4.55	3.90	2.79	2.85	6.65	5.99	ns	
8 mA	Std.	0.63	5.25	0.05	1.12	0.45	5.35	4.58	3.28	3.34	7.81	7.04	ns	
	-1	0.54	4.47	0.04	0.95	0.39	4.55	3.90	2.79	2.85	6.65	5.99	ns	
12 mA	Std.	0.63	4.50	0.05	1.12	0.45	4.59	4.05	3.53	3.76	7.05	6.51	ns	
	-1	0.54	3.83	0.04	0.95	0.39	3.90	3.45	3.00	3.20	5.99	5.54	ns	
16 mA	Std.	0.63	4.27	0.05	1.12	0.45	4.35	3.93	3.58	3.86	6.81	6.39	ns	
	-1	0.54	3.63	0.04	0.95	0.39	3.70	3.34	3.05	3.29	5.79	5.43	ns	
24 mA	Std.	0.63	4.14	0.05	1.12	0.45	4.22	3.97	3.65	4.27	6.68	6.43	ns	
	-1	0.54	3.53	0.04	0.95	0.39	3.59	3.38	3.10	3.63	5.68	5.47	ns	

Note: For specific junction temperature and voltage supply levels, refer to [Table 12](#), page 20 for derating values.

Table 61 • 3.3 V LVTTTL / 3.3 V LVCMOS High Slew Military-Case Conditions: $T_J = 125^\circ\text{C}$, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 3.0 V Applicable to Advanced I/O Banks

Drive Strength	Speed Grade	Speed											Units
		t_{DOUT}	t_{DP}	t_{DIN}	t_{PY}	t_{EOUT}	t_{ZL}	t_{ZH}	t_{LZ}	t_{HZ}	t_{ZLS}	t_{ZHS}	
4 mA	Std.	0.63	3.55	0.05	1.12	0.45	3.62	2.79	2.91	2.87	6.07	5.25	ns
	-1	0.54	3.02	0.04	0.95	0.39	3.08	2.37	2.48	2.44	5.17	4.46	ns
6 mA	Std.	0.63	2.95	0.05	1.12	0.45	3.00	2.25	3.28	3.52	5.46	4.71	ns
	-1	0.54	2.51	0.04	0.95	0.39	2.55	1.91	2.79	3.00	4.65	4.01	ns
8 mA	Std.	0.63	2.95	0.05	1.12	0.45	3.00	2.25	3.28	3.52	5.46	4.71	ns
	-1	0.54	2.51	0.04	0.95	0.39	2.55	1.91	2.79	3.00	4.65	4.01	ns
12 mA	Std.	0.63	2.64	0.05	1.12	0.45	2.68	1.99	3.53	3.94	5.14	4.45	ns
	-1	0.54	2.24	0.04	0.95	0.39	2.28	1.70	3.00	3.35	4.38	3.79	ns
16 mA	Std.	0.63	2.58	0.05	1.12	0.45	2.63	1.95	3.59	4.05	5.09	4.41	ns
	-1	0.54	2.20	0.04	0.95	0.39	2.24	1.66	3.05	3.44	4.33	3.75	ns
24 mA	Std.	0.63	2.61	0.05	1.12	0.45	2.66	1.89	3.66	4.46	5.12	4.35	ns
	-1	0.54	2.22	0.04	0.95	0.39	2.26	1.61	3.11	3.80	4.35	3.70	ns

Note:

- Software default selection highlighted in gray.
- For specific junction temperature and voltage supply levels, refer to [Table 12](#), page 20 for derating values.

Table 62 • 3.3 V LVTTTL / 3.3 V LVCMOS Low Slew Military-Case Conditions: $T_J = 125^\circ\text{C}$, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 3.0 V Applicable to Standard Plus I/O Banks

Drive Strength	Speed Grade	Speed											Units
		t_{DOUT}	t_{DP}	t_{DIN}	t_{PY}	t_{EOUT}	t_{ZL}	t_{ZH}	t_{LZ}	t_{HZ}	t_{ZLS}	t_{ZHS}	
4 mA	Std.	0.63	5.64	0.05	1.10	0.45	5.74	4.78	2.50	2.43	8.20	7.24	ns
	-1	0.54	4.79	0.04	0.94	0.39	4.88	4.06	2.13	2.07	6.98	6.16	ns
6 mA	Std.	0.63	4.64	0.05	1.10	0.45	4.73	4.16	2.84	3.01	7.19	6.62	ns
	-1	0.54	3.95	0.04	0.94	0.39	4.02	3.54	2.42	2.56	6.11	5.63	ns
8 mA	Std.	0.63	4.64	0.05	1.10	0.45	4.73	4.16	2.84	3.01	7.19	6.62	ns
	-1	0.54	3.95	0.04	0.94	0.39	4.02	3.54	2.42	2.56	6.11	5.63	ns
12 mA	Std.	0.63	3.94	0.05	1.10	0.45	4.01	3.67	3.07	3.39	6.47	6.13	ns
	-1	0.54	3.35	0.04	0.94	0.39	3.41	3.12	2.61	2.88	5.51	5.21	ns
16 mA	Std.	0.63	3.94	0.05	1.10	0.45	4.01	3.67	3.07	3.39	6.47	6.13	ns
	-1	0.54	3.35	0.04	0.94	0.39	3.41	3.12	2.61	2.88	5.51	5.21	ns

Note: For specific junction temperature and voltage supply levels, refer to [Table 12](#), page 20 for derating values.

Table 63 • 3.3 V LVTTTL / 3.3 V LVCMOS High Slew Military-Case Conditions: $T_j = 125^\circ\text{C}$, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 3.0 V Applicable to Standard Plus I/O Banks

Drive Strength	Speed Grade												Units
		t_{DOUT}	t_{DP}	t_{DIN}	t_{PY}	t_{EOUT}	t_{ZL}	t_{ZH}	t_{LZ}	t_{HZ}	t_{ZLS}	t_{ZHS}	
4 mA	Std.	0.63	3.07	0.05	1.10	0.45	3.13	2.46	2.50	2.57	5.59	4.91	ns
	-1	0.54	2.61	0.04	0.94	0.39	2.66	2.09	2.13	2.19	4.75	4.18	ns
6 mA	Std.	0.63	2.51	0.05	1.10	0.45	2.55	1.97	2.84	3.16	5.01	4.43	ns
	-1	0.54	2.13	0.04	0.94	0.39	2.17	1.67	2.41	2.69	4.26	3.76	ns
8 mA	Std.	0.63	2.51	0.05	1.10	0.45	2.55	1.97	2.84	3.16	5.01	4.43	ns
	-1	0.54	2.13	0.04	0.94	0.39	2.17	1.67	2.41	2.69	4.26	3.76	ns
12 mA	Std.	0.63	2.24	0.05	1.10	0.45	2.28	1.72	3.07	3.54	4.74	4.18	ns
	-1	0.54	1.90	0.04	0.94	0.39	1.94	1.47	2.61	3.01	4.03	3.56	ns
16 mA	Std.	0.63	2.24	0.05	1.10	0.45	2.28	1.72	3.07	3.54	4.74	4.18	ns
	-1	0.54	1.90	0.04	0.94	0.39	1.94	1.47	2.61	3.01	4.03	3.56	ns

Note:

- Software default selection highlighted in gray.
- For specific junction temperature and voltage supply levels, refer to [Table 12](#), page 20 for derating values.

3.1.5.6 3.3 V LVCMOS Wide Range

Table 64 • Minimum and Maximum DC Input and Output Levels Applicable to Pro I/O Banks for A3PE600L and A3PE3000L Only

3.3 V LVCMOS Wide Range Drive Strength	Equiv. Software Default Drive Option ¹	VIL		VIH		VOL		VOH		IOL	IOH	IOSL	IOSH	IIL ²	IIH ³
		Min. V	Max. V	Min. V	Max. V	Max. V	Min. V	μA	μA						
100 μA	2 mA	-0.3	0.8	2	3.6	0.2	VCCI - 0.2	100	100	25	27	15	15		
100 μA	4 mA	-0.3	0.8	2	3.6	0.2	VCCI - 0.2	100	100	25	27	15	15		
100 μA	6 mA	-0.3	0.8	2	3.6	0.2	VCCI - 0.2	100	100	51	54	15	15		
100 μA	12 mA	-0.3	0.8	2	3.6	0.2	VCCI - 0.2	100	100	103	109	15	15		
100 μA	16 mA	-0.3	0.8	2	3.6	0.2	VCCI - 0.2	100	100	132	127	15	15		
100 μA	24 mA	-0.3	0.8	2	3.6	0.2	VCCI - 0.2	100	100	268	181	15	15		

1. Note that 3.3 V LVCMOS wide range is applicable to 100 μA drive strength only. The configuration will not operate at the equivalent software default drive strength. These values are for normal ranges only.
2. I_{IL} is the input leakage current per I/O pin over recommended operation conditions where $-0.3\text{ V} < V_{IN} < V_{IL}$.
3. I_{IH} is the input leakage current per I/O pin over recommended operating conditions $V_{IH} < V_{IN} < V_{CCI}$. Input current is larger when operating outside recommended ranges.
4. Currents are measured at 125°C junction temperature.
5. All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD8-A specification.

Note: Software default selection highlighted in gray.

Table 65 • Minimum and Maximum DC Input and Output Levels Applicable to Advanced I/O Banks

3.3 V LVCMOS Wide Range	Equiv. Software Default Drive Strength Option ¹	VIL		VIH		VOL	VOH	IOL	IOH	IOSL	IOSH	IIL ²	I _{IH} ³
		Min. V	Max. V	Min. V	Max. V	Max. V	Min. V	μA	μA	Max. mA ⁴	Max. mA ⁴	μA ⁵	μA ⁵
100 μA	2 mA	-0.3	0.8	2	3.6	0.2	VCCI - 0.2	100	100	25	27	15	15
100 μA	4 mA	-0.3	0.8	2	3.6	0.2	VCCI - 0.2	100	100	25	27	15	15
100 μA	6 mA	-0.3	0.8	2	3.6	0.2	VCCI - 0.2	100	100	51	54	15	15
100 μA	8 mA	-0.3	0.8	2	3.6	0.2	VCCI - 0.2	100	100	51	54	15	15
100 μA	12 mA	-0.3	0.8	2	3.6	0.2	VCCI - 0.2	100	100	103	109	15	15
100 μA	16 mA	-0.3	0.8	2	3.6	0.2	VCCI - 0.2	100	100	132	127	15	15

- Note that 3.3 V LVCMOS wide range is applicable to 100 μA drive strength only. The configuration will NOT operate at the equivalent software default drive strength. These values are for Normal Ranges ONLY.
- I_{IL} is the input leakage current per I/O pin over recommended operation conditions where -0.3 V < V_{IN} < V_{IL}.
- I_{IH} is the input leakage current per I/O pin over recommended operating conditions V_{IH} < V_{IN} < V_{CCI}. Input current is larger when operating outside recommended ranges.
- Currents are measured at 125°C junction temperature.
- All LVMCOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD8-A specification.

Note: Software default selection highlighted in gray.

Table 66 • Minimum and Maximum DC Input and Output Levels Applicable to Standard Plus I/O Banks

3.3 V LVCMOS Wide Range	Equiv. Software Default Drive Strength Option ¹	VIL		VIH		VOL	VOH	IOL	IOH	IOSL	IOSH	IIL ²	I _{IH} ³
		Min. V	Max. V	Min. V	Max. V	Max. V	Min. V	μA	μA	Max. mA ⁴	Max. mA ⁴	μA ⁵	μA ⁵
100 μA	2 mA	-0.3	0.8	2	3.6	0.2	VCCI - 0.2	100	100	25	27	15	15
100 μA	4 mA	-0.3	0.8	2	3.6	0.2	VCCI - 0.2	100	100	25	27	15	15
100 μA	6 mA	-0.3	0.8	2	3.6	0.2	VCCI - 0.2	100	100	51	54	15	15
100 μA	8 mA	-0.3	0.8	2	3.6	0.2	VCCI - 0.2	100	100	51	54	15	15
100 μA	12 mA	-0.3	0.8	2	3.6	0.2	VCCI - 0.2	100	100	103	109	15	15
100 μA	16 mA	-0.3	0.8	2	3.6	0.2	VCCI - 0.2	100	100	132	127	15	15

- Note that 3.3 V LVCMOS wide range is applicable to 100 μA drive strength only. The configuration will not operate at the equivalent software default drive strength. These values are for normal ranges only.
- I_{IL} is the input leakage current per I/O pin over recommended operation conditions where -0.3 V < V_{IN} < V_{IL}.
- I_{IH} is the input leakage current per I/O pin over recommended operating conditions V_{IH} < V_{IN} < V_{CCI}. Input current is larger when operating outside recommended ranges.
- Currents are measured at 125°C junction temperature.
- All LVMCOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD8-A specification.

Note: Software default selection highlighted in gray.

Figure 13 • AC Loading




Table 67 • AC Waveforms, Measuring Points, and Capacitive Loads

Input Low (V)	Input High (V)	Measuring Point ¹ (V)	VREF (Typ) (V)	C _{LOAD} (pF)
0	3.3	1.4		5

1. Measuring point = V_{trip} . See Table 34, page 38 for a complete table of trip points.

3.1.5.7 Timing Characteristics

3.1.5.7.1 1.2 V DC Core Voltage

Table 68 • 3.3 V LVCMOS Wide Range Low Slew Military-Case Conditions: $T_J = 125^\circ\text{C}$, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 2.7 V Applicable to Pro I/Os for A3PE600L and A3PE3000L Only

Drive Strength	Equiv. Software Default Drive Strength Option ¹	Speed Grade														Units
			t_{DOUT}	t_{DP}	t_{DIN}	t_{PY}	t_{PYS}	t_{EOUT}	t_{ZL}	t_{ZH}	t_{LZ}	t_{HZ}	t_{ZLS}	t_{ZHS}		
100 μA	4 mA	Std.	0.80	9.08	0.05	2.18	3.16	0.52	9.08	7.17	3.85	3.40	11.28	9.38	ns	
		-1	0.68	7.72	0.05	1.86	2.69	0.44	7.72	6.10	3.28	2.89	9.60	7.98	ns	
100 μA	8 mA	Std.	0.80	7.37	0.05	2.18	3.16	0.52	7.37	6.10	4.38	4.35	9.58	8.31	ns	
		-1	0.68	6.27	0.05	1.86	2.69	0.44	6.27	5.19	3.73	3.70	8.15	7.07	ns	
100 μA	12 mA	Std.	0.80	6.17	0.05	2.18	3.16	0.52	6.17	5.30	4.73	4.94	8.37	7.51	ns	
		-1	0.68	5.24	0.05	1.86	2.69	0.44	5.24	4.51	4.03	4.20	7.12	6.38	ns	
100 μA	16 mA	Std.	0.80	5.82	0.05	2.18	3.16	0.52	5.82	5.12	4.80	5.11	8.03	7.33	ns	
		-1	0.68	4.95	0.05	1.86	2.69	0.44	4.95	4.36	4.09	4.34	6.83	6.23	ns	
100 μA	24 mA	Std.	0.80	5.64	0.05	2.18	3.16	0.52	5.64	5.14	4.90	5.72	7.85	7.35	ns	
		-1	0.68	4.80	0.05	1.86	2.69	0.44	4.80	4.38	4.17	4.87	6.67	6.25	ns	

1. Note that 3.3 V LVCMOS wide range is applicable to 100 μA drive strength only. The configuration will not operate at the equivalent software default drive strength. These values are for normal ranges ONLY.

Note: For specific junction temperature and voltage supply levels, refer to Table 11, page 20 for derating values.

Table 69 • 3.3 V LVCMOS Wide Range High Slew Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, Worst-Case $V_{CC} = 1.14\text{ V}$, Worst-Case $V_{CCI} = 2.7\text{ V}$ Applicable to Pro I/O Banks for A3PE600L and A3PE3000L Only

Drive Strength	Equiv. Software Default Drive Strength Option ¹	Speed Grade	t_{DOUT}	t_{DP}	t_{DIN}	t_{PY}	t_{PYS}	t_{EOUT}	t_{ZL}	t_{ZH}	t_{LZ}	t_{HZ}	t_{ZLS}	t_{ZHS}	Units
100 μA	4 mA	Std.	0.80	5.00	0.05	2.18	3.16	0.52	5.00	3.77	3.85	3.62	7.21	5.97	ns
		-1	0.68	4.25	0.05	1.86	2.69	0.44	4.25	3.21	3.28	3.08	6.13	5.08	ns
100 μA	8 mA	Std.	0.80	4.07	0.05	2.18	3.16	0.52	4.07	2.98	4.38	4.57	6.27	5.19	ns
		-1	0.68	3.46	0.05	1.86	2.69	0.44	3.46	2.54	3.73	3.89	5.33	4.41	ns
100 μA	12 mA	Std.	0.80	3.54	0.05	2.18	3.16	0.52	3.54	2.60	4.73	5.19	5.74	4.81	ns
		-1	0.68	3.01	0.05	1.86	2.69	0.44	3.01	2.22	4.03	4.42	4.89	4.09	ns
100 μA	16 mA	Std.	0.80	3.45	0.05	2.18	3.16	0.52	3.45	2.54	4.82	5.36	5.66	4.74	ns
		-1	0.68	2.94	0.05	1.86	2.69	0.44	2.94	2.16	4.10	4.56	4.81	4.03	ns
100 μA	24 mA	Std.	0.80	3.49	0.05	2.18	3.16	0.52	3.49	2.44	4.91	5.98	5.69	4.64	ns
		-1	0.68	2.97	0.05	1.86	2.69	0.44	2.97	2.07	4.18	5.08	4.84	3.95	ns

1. Note that 3.3 V LVCMOS wide range is applicable to 100 μA drive strength only. The configuration will not operate at the equivalent software default drive strength. These values are for normal ranges only.

Note:

- For specific junction temperature and voltage supply levels, refer to the [Table 11](#), page 20 for derating values.
- Software default selection highlighted in gray.

3.1.5.7.2 1.5 V DC Core Voltage

Table 70 • 3.3 V LVCMOS Wide Range Low Slew Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, Worst-Case $V_{CC} = 1.425\text{ V}$, Worst-Case $V_{CCI} = 2.7\text{ V}$ Applicable to Pro I/Os for A3PE600L and A3PE3000L Only

Drive Strength	Equiv. Software Default Drive Strength Option ¹	Speed Grade	t_{DOUT}	t_{DP}	t_{DIN}	t_{PY}	t_{PYS}	t_{EOUT}	t_{ZL}	t_{ZH}	t_{LZ}	t_{HZ}	t_{ZLS}	t_{ZHS}	Units
100 μA	4 mA	Std.	0.61	8.94	0.04	1.90	2.87	0.40	8.92	7.06	3.69	3.20	10.39	8.53	ns
		-1	0.52	7.61	0.03	1.61	2.44	0.34	7.59	6.01	3.14	2.72	8.84	7.25	ns
100 μA	8 mA	Std.	0.61	7.24	0.04	1.90	2.87	0.40	7.22	5.99	4.23	4.15	8.68	7.45	ns
		-1	0.52	6.16	0.03	1.61	2.44	0.34	6.14	5.10	3.60	3.53	7.39	6.34	ns
100 μA	12 mA	Std.	0.61	6.03	0.04	1.90	2.87	0.40	6.01	5.19	4.58	4.74	7.47	6.65	ns
		-1	0.52	5.13	0.03	1.61	2.44	0.34	5.11	4.41	3.89	4.03	6.36	5.66	ns
100 μA	16 mA	Std.	0.61	5.68	0.04	1.90	2.87	0.40	5.66	5.01	4.65	4.91	7.13	6.47	ns
		-1	0.52	4.83	0.03	1.61	2.44	0.34	4.82	4.26	3.95	4.18	6.06	5.51	ns

Table 70 • 3.3 V LVCMOS Wide Range Low Slew Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, Worst-Case $V_{CC} = 1.425\text{ V}$, Worst-Case $V_{CCI} = 2.7\text{ V}$ Applicable to Pro I/Os for A3PE600L and A3PE3000L Only (continued)

Drive Strength	Equiv. Software Default Drive Strength Option ¹	Speed Grade	t_{DOUT}	t_{DP}	t_{DIN}	t_{PY}	t_{PYS}	t_{EOUT}	t_{ZL}	t_{ZH}	t_{LZ}	t_{HZ}	t_{ZLS}	t_{ZHS}	Units
			ns	ns	ns	ns	ns	ns	ns	ns	ns	ns	ns		
100 μA	24 mA	Std.	0.61	5.50	0.04	1.90	2.87	0.40	5.48	5.03	4.74	5.53	6.95	6.49	ns
		-1	0.52	4.68	0.03	1.61	2.44	0.34	4.66	4.28	4.04	4.70	5.91	5.52	ns

1. Note that 3.3 V LVCMOS wide range is applicable to 100 μA drive strength only. The configuration will not operate at the equivalent software default drive strength. These values are for normal ranges ONLY.

Note: For specific junction temperature and voltage supply levels, refer to [Table 11](#), page 20 for derating values.

Table 71 • 3.3 V LVCMOS Wide Range High Slew Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, Worst-Case $V_{CC} = 1.425\text{ V}$, Worst-Case $V_{CCI} = 2.7\text{ V}$ Applicable to Pro I/O Banks for A3PE600L and A3PE3000L Only

Drive Strength	Equiv. Software Default Drive Strength Option ¹	Speed Grade	t_{DOUT}	t_{DP}	t_{DIN}	t_{PY}	t_{PYS}	t_{EOUT}	t_{ZL}	t_{ZH}	t_{LZ}	t_{HZ}	t_{ZLS}	t_{ZHS}	Unit s
			ns	ns	ns	ns	ns	ns	ns	ns	ns	ns	ns		
100 μA	4 mA	Std.	0.61	4.86	0.04	1.90	2.87	0.40	4.84	3.65	3.69	3.43	6.31	5.12	ns
		-1	0.52	4.14	0.03	1.61	2.44	0.34	4.12	3.11	3.14	2.91	5.37	4.35	ns
100 μA	8 mA	Std.	0.61	3.93	0.04	1.90	2.87	0.40	3.91	2.87	4.23	4.38	5.37	4.33	ns
		-1	0.52	3.34	0.03	1.61	2.44	0.34	3.33	2.44	3.60	3.72	4.57	3.68	ns
100 μA	12 mA	Std.	0.61	3.40	0.04	1.90	2.87	0.40	3.38	2.49	4.58	4.99	4.85	3.95	ns
		-1	0.52	2.89	0.03	1.61	2.44	0.34	2.88	2.12	3.89	4.25	4.12	3.36	ns
100 μA	16 mA	Std.	0.61	3.31	0.04	1.90	2.87	0.40	3.29	2.42	4.66	5.16	4.76	3.89	ns
		-1	0.52	2.82	0.03	1.61	2.44	0.34	2.80	2.06	3.96	4.39	4.05	3.31	ns
100 μA	24 mA	Std.	0.61	3.35	0.04	1.90	2.87	0.40	3.33	2.32	4.76	5.78	4.80	3.79	ns
		-1	0.52	2.85	0.03	1.61	2.44	0.34	2.83	1.98	4.05	4.92	4.08	3.22	ns

1. Note that 3.3 V LVCMOS wide range is applicable to 100 μA drive strength only. The configuration will not operate at the equivalent software default drive strength. These values are for normal ranges only.

Note: For specific junction temperature and voltage supply levels, refer to [Table 11](#), page 20 for derating values.

Table 72 • 3.3 V LVC MOS Wide Range Low Slew Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 2.7 V Applicable to Advanced I/O Banks

Drive Strength	Equiv. Software Default Drive Strength Option ¹	Speed Grade	t_{DOUT}	t_{DP}	t_{DIN}	t_{PY}	t_{EOUT}	t_{ZL}	t_{ZH}	t_{LZ}	t_{HZ}	t_{ZLS}	t_{ZHS}	Units
100 μA	4 mA	Std.	0.63	9.67	0.05	1.70	0.45	9.67	8.03	4.50	4.18	13.40	11.77	ns
		-1	0.54	8.22	0.04	1.44	0.39	8.22	6.83	3.83	3.55	11.40	10.01	ns
100 μA	6mA	Std.	0.63	8.13	0.05	1.70	0.45	8.13	6.95	5.07	5.17	11.86	10.69	ns
		-1	0.54	6.91	0.04	1.44	0.39	6.91	5.92	4.31	4.40	10.09	9.09	ns
100 μA	8 mA	Std.	0.63	8.13	0.05	1.70	0.45	8.13	6.95	5.07	5.17	11.86	10.69	ns
		-1	0.54	6.91	0.04	1.44	0.39	6.91	5.92	4.31	4.40	10.09	9.09	ns
100 μA	12 mA	Std.	0.63	6.96	0.05	1.70	0.45	6.96	6.15	5.45	5.81	10.70	9.89	ns
		-1	0.54	5.92	0.04	1.44	0.39	5.92	5.24	4.64	4.94	9.10	8.41	ns
100 μA	16 mA	Std.	0.63	6.61	0.05	1.70	0.45	6.61	5.96	5.54	5.97	10.34	9.70	ns
		-1	0.54	5.62	0.04	1.44	0.39	5.62	5.07	4.71	5.08	8.80	8.25	ns

1. Note that 3.3 V LVC MOS wide range is applicable to 100 μA drive strength only. The configuration will not operate at the equivalent software default drive strength. These values are for normal ranges ONLY.

Note: For specific junction temperature and voltage supply levels, refer to Table 11, page 20 for derating values.

Table 73 • 3.3 V LVC MOS Wide Range High Slew Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 2.7 V Applicable to Advanced I/O Banks

Drive Strength	Equiv. Software Default Drive Strength Option ¹	Speed Grade	t_{DOUT}	t_{DP}	t_{DIN}	t_{PY}	t_{EOUT}	t_{ZL}	t_{ZH}	t_{LZ}	t_{HZ}	t_{ZLS}	t_{ZHS}	Units
100 μA	4 mA	Std.	0.63	5.49	0.05	1.70	0.45	5.49	4.23	4.51	4.44	9.22	7.97	ns
		-1	0.54	4.67	0.04	1.44	0.39	4.57	3.60	3.83	3.78	7.84	6.78	ns
100 μA	6 mA	Std.	0.63	4.56	0.05	1.70	0.45	4.56	3.42	5.08	5.45	8.29	7.15	ns
		-1	0.54	3.88	0.04	1.44	0.39	3.88	2.91	4.32	4.64	7.05	6.08	ns
100 μA	8 mA	Std.	0.63	4.56	0.05	1.70	0.45	4.56	3.42	5.08	5.45	8.29	7.15	ns
		-1	0.54	3.88	0.04	1.44	0.39	3.88	2.91	4.32	4.64	7.05	6.08	ns
100 μA	12 mA	Std.	0.63	4.08	0.05	1.70	0.45	4.08	3.03	5.46	6.09	7.81	6.76	ns
		-1	0.54	3.47	0.04	1.44	0.39	3.47	2.57	4.65	5.18	6.64	5.75	ns
100 μA	16 mA	Std.	0.63	4.00	0.05	1.70	0.45	4.00	2.96	5.55	6.26	7.73	6.69	ns
		-1	0.54	3.40	0.04	1.44	0.39	3.40	2.51	4.72	5.32	6.58	5.69	ns

1. Note that 3.3 V LVCMOS wide range is applicable to 100 μ A drive strength only. The configuration will not operate at the equivalent software default drive strength. These values are for normal ranges only.

Note: For specific junction temperature and voltage supply levels, refer to Table 11, page 20 for derating values.

Table 74 • 3.3 V LVCMOS Wide Range Low Slew Military-Case Conditions: $T_J = 125^\circ\text{C}$, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 2.7 V Applicable to Standard Plus I/O Banks

Drive Strength	Equiv. Software Default Drive Strength Option ¹	Speed Grade	t_{DOUT}	t_{DP}	t_{DIN}	t_{PY}	t_{EOUT}	t_{ZL}	t_{ZH}	t_{LZ}	t_{HZ}	t_{ZLS}	t_{ZHS}	Units
100 μ A	4 mA	Std.	0.63	8.71	0.05	1.67	0.45	8.71	7.25	3.87	3.76	12.45	10.99	ns
		-1	0.54	7.41	0.04	1.42	0.39	7.41	6.17	3.29	3.19	10.59	9.35	ns
100 μ A	6 mA	Std.	0.63	7.17	0.05	1.67	0.45	7.17	6.31	4.39	4.66	10.91	10.04	ns
		-1	0.54	6.10	0.04	1.42	0.39	6.10	5.37	3.73	3.96	9.28	8.54	ns
100 μ A	8 mA	Std.	0.63	7.17	0.05	1.67	0.45	7.17	6.31	4.39	4.66	10.91	10.04	ns
		-1	0.54	6.10	0.04	1.42	0.39	6.10	5.37	3.73	3.96	9.28	8.54	ns
100 μ A	12 mA	Std.	0.63	6.09	0.05	1.67	0.45	6.09	5.57	4.75	5.24	9.83	9.31	ns
		-1	0.54	5.18	0.04	1.42	0.39	5.18	4.74	4.04	4.46	8.36	7.92	ns
100 μ A	16 mA	Std.	0.63	6.09	0.05	1.67	0.45	6.09	5.57	4.75	5.24	9.83	9.31	ns
		-1	0.54	5.18	0.04	1.42	0.39	5.18	4.74	4.04	4.46	8.36	7.92	ns

1. Note that 3.3 V LVCMOS wide range is applicable to 100 μ A drive strength only. The configuration will not operate at the equivalent software default drive strength. These values are for normal ranges ONLY.

Note: For specific junction temperature and voltage supply levels, refer to Table 11, page 20 for derating values.

Table 75 • 3.3 V LVCMOS Wide Range High Slew Military-Case Conditions: $T_J = 125^\circ\text{C}$, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 2.7 V Applicable to Standard Plus I/O Banks

Drive Strength	Equiv. Software Default Drive Strength Option ¹	Speed Grade	t_{DOUT}	t_{DP}	t_{DIN}	t_{PY}	t_{EOUT}	t_{ZL}	t_{ZH}	t_{LZ}	t_{HZ}	t_{ZLS}	t_{ZHS}	Units
100 μ A	4 mA	Std.	0.63	4.75	0.05	1.67	0.45	4.75	3.73	3.87	3.97	8.48	7.46	ns
		-1	0.54	4.04	0.04	1.42	0.39	4.04	3.17	3.29	3.38	7.21	6.35	ns
100 μ A	6 mA	Std.	0.63	3.87	0.05	1.67	0.45	3.87	2.98	4.38	4.89	7.61	6.72	ns
		-1	0.54	3.30	0.04	1.42	0.39	3.30	2.54	3.73	4.16	6.47	5.72	ns
100 μ A	8 mA	Std.	0.63	3.87	0.05	1.67	0.45	3.87	2.98	4.38	4.89	7.61	6.72	ns
		-1	0.54	3.30	0.04	1.42	0.39	3.30	2.54	3.73	4.16	6.47	5.72	ns

Table 75 • 3.3 V LVCMOS Wide Range High Slew Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 2.7 V Applicable to Standard Plus I/O Banks

Drive Strength	Equiv. Software Default Drive Strength Option ¹	Speed Grade	t_{DOUT}	t_{DP}	t_{DIN}	t_{PY}	t_{EOUT}	t_{ZL}	t_{ZH}	t_{LZ}	t_{HZ}	t_{ZLS}	t_{ZHS}	Units
			ns	ns	ns	ns	ns	ns	ns	ns	ns	ns	ns	
100 μA	12 mA	Std.	0.63	3.46	0.05	1.67	0.45	3.46	2.61	4.74	5.48	7.19	6.35	ns
		-1	0.54	2.94	0.04	1.42	0.3	2.94	2.22	4.03	4.66	6.12	5.40	ns
100 μA	16 mA	Std.	0.63	3.46	0.05	1.67	0.45	3.46	2.61	4.74	5.48	7.19	6.35	ns
		-1	0.54	2.94	0.04	1.42	0.39	2.94	2.22	4.03	4.66	6.12	5.40	ns

1. Note that 3.3 V LVCMOS wide range is applicable to 100 μA drive strength only. The configuration will not operate at the equivalent software default drive strength. These values are for normal ranges only.

Note: For specific junction temperature and voltage supply levels, refer to Table 11, page 20 for derating values.

3.1.5.8 2.5 V LVCMOS

Low-Voltage CMOS for 2.5 V is an extension of the LVCMOS standard (JESD8-5) used for general-purpose 2.5 V applications.

Table 76 • Minimum and Maximum DC Input and Output Levels Applicable to Pro I/Os for A3PE600L and A3PE3000L Only

2.5 V LVCMOS Drive Strength	VIL		VIH		VOL	VOH	I_{OL}	I_{OH}	I_{OSL}	I_{OSH}	I_{IL}^1	I_{IH}^2
	Min. V	Max. V	Min. V	Max. V	Max. V	Min. V	mA	mA	Max. mA ³	Max. mA ³	μA^4	μA^4
4 mA	-0.3	0.7	1.7	3.6	0.7	1.7	4	4	16	18	15	15
8 mA	-0.3	0.7	1.7	3.6	0.7	1.7	8	8	32	37	15	15
12 mA	-0.3	0.7	1.7	3.6	0.7	1.7	12	12	65	74	15	15
16 mA	-0.3	0.7	1.7	3.6	0.7	1.7	16	16	83	87	15	15
24 mA	-0.3	0.7	1.7	3.6	0.7	1.7	24	24	169	124	15	15

- I_{IL} is the input leakage current per I/O pin over recommended operation conditions where $-0.3\text{ V} < V_{IN} < V_{IL}$.
- I_{IH} is the input leakage current per I/O pin over recommended operating conditions $V_{IH} < V_{IN} < V_{CCI}$. Input current is larger when operating outside recommended ranges.
- Currents are measured at 100 $^\circ\text{C}$ junction temperature and maximum voltage.
- Currents are measured at 125 $^\circ\text{C}$ junction temperature.

Note: Software default selection highlighted in gray.

Table 77 • Minimum and Maximum DC Input and Output Levels Applicable to Advanced I/O Banks

2.5 V LVCMOS Drive Strength	VIL		VIH		VOL	VOH	I_{OL}	I_{OH}	I_{OSL}	I_{OSH}	I_{IL}^1	I_{IH}^2
	Min. V	Max. V	Min. V	Max. V	Max. V	Min. V	mA	mA	Max. mA ³	Max. mA ³	μA^4	μA^4
2 mA	-0.3	0.7	1.7	2.7	0.7	1.7	2	2	16	18	15	15
4 mA	-0.3	0.7	1.7	2.7	0.7	1.7	4	4	16	18	15	15

Table 77 • Minimum and Maximum DC Input and Output Levels Applicable to Advanced I/O Banks

2.5 V LVCMOS Drive Strength	VIL		VIH		VOL	VOH	I _{OL}	I _{OH}	I _{OSL}	I _{OSH}	I _{IL} ¹	I _{IH} ²
	Min. V	Max. V	Min. V	Max. V	Max. V	Min. V	mA	mA	Max. mA ³	Max. mA ³	μA ⁴	μA ⁴
6 mA	-0.3	0.7	1.7	2.7	0.7	1.7	6	6	32	37	15	15
8 mA	-0.3	0.7	1.7	2.7	0.7	1.7	8	8	32	37	15	15
12 mA	-0.3	0.7	1.7	2.7	0.7	1.7	12	12	65	74	15	15
16 mA	-0.3	0.7	1.7	2.7	0.7	1.7	16	16	83	87	15	15
24 mA	-0.3	0.7	1.7	2.7	0.7	1.7	24	24	169	124	15	15

1. I_{IL} is the input leakage current per I/O pin over recommended operation conditions where -0.3 V < V_{IN} < V_{IL}.
2. I_{IH} is the input leakage current per I/O pin over recommended operating conditions V_{IH} < V_{IN} < V_{CCI}. Input current is larger when operating outside recommended ranges.
3. Currents are measured at 100 °C junction temperature and maximum voltage.
4. Currents are measured at 125 °C junction temperature.

Note: Software default selection highlighted in gray.

Table 78 • Minimum and Maximum DC Input and Output Levels Applicable to Standard Plus I/O Banks for A3P250 and A3P1000 Only

2.5 V LVCMOS Drive Strength	VIL		VIH		VOL	VOH	I _{OL}	I _{OH}	I _{OSL}	I _{OSH}	I _{IL} ¹	I _{IH} ²
	Min. V	Max. V	Min. V	Max. V	Max. V	Min. V	m A	m A	Max. mA ³	Max. mA ³	μA ⁴	μA ⁵
2 mA	-0.3	0.7	1.7	2.7	0.7	1.7	2	2	16	18	15	15
4 mA	-0.3	0.7	1.7	2.7	0.7	1.7	4	4	16	18	15	15
6 mA	-0.3	0.7	1.7	2.7	0.7	1.7	6	6	32	37	15	15
8 mA	-0.3	0.7	1.7	2.7	0.7	1.7	8	8	32	37	15	15
12 mA	-0.3	0.7	1.7	2.7	0.7	1.7	12	12	65	74	15	15

1. I_{IL} is the input leakage current per I/O pin over recommended operation conditions where -0.3 V < V_{IN} < V_{IL}.
2. I_{IH} is the input leakage current per I/O pin over recommended operating conditions V_{IH} < V_{IN} < V_{CCI}. Input current is larger when operating outside recommended ranges.
3. Currents are measured at 100 °C junction temperature and maximum voltage.
4. Currents are measured at 125 °C junction temperature.

Note: Software default selection highlighted in gray.

Figure 14 • AC Loading




Table 79 • AC Waveforms, Measuring Points, and Capacitive Loads

Input Low (V)	Input High (V)	Measuring Point ¹ (V)	VREF (Typ) (V)	C _{LOAD} (pF)
0	2.5	1.2		5

1. Measuring point = V_{trip}. See Table 34, page 38 for a complete table of trip points.

3.1.5.9 Timing Characteristics

3.1.5.9.1 1.2 V DC Core Voltage

Table 80 • 2.5 V LVCMOS: Low Slew Military-Case Conditions: T_J = 125 °C, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 2.3 V Applicable to Pro I/Os for A3PE600L and A3PE3000L Only

Drive Strength	Speed Grade	Timing Parameters												Units
		t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{PYS}	t _{EOUT}	t _{ZL}	t _{ZH}	t _{LZ}	t _{HZ}	t _{ZLS}	t _{ZHS}	
4 mA	Std.	0.80	6.87	0.05	2.04	2.56	0.52	6.99	5.83	2.70	2.19	9.20	8.03	ns
	-1	0.68	5.84	0.05	1.73	2.17	0.44	5.95	4.96	2.29	1.86	7.82	6.83	ns
8 mA	Std.	0.80	5.62	0.05	2.04	2.56	0.52	5.72	4.94	3.08	2.90	7.92	7.14	ns
	-1	0.68	4.78	0.05	1.73	2.17	0.44	4.86	4.20	2.62	2.47	6.74	6.08	ns
12 mA	Std.	0.80	4.73	0.05	2.04	2.56	0.52	4.81	4.30	3.34	3.38	7.01	6.50	ns
	-1	0.68	4.02	0.05	1.73	2.17	0.44	4.09	3.65	2.84	2.87	5.97	5.53	ns
16 mA	Std.	0.80	4.46	0.05	2.04	2.56	0.52	4.53	4.16	3.39	3.50	6.74	6.36	ns
	-1	0.68	3.79	0.05	1.73	2.17	0.44	3.86	3.54	2.89	2.98	5.73	5.41	ns
24 mA	Std.	0.80	4.34	0.05	2.04	2.56	0.52	4.41	4.17	3.47	3.96	6.62	6.38	ns
	-1	0.68	3.69	0.05	1.73	2.17	0.44	3.75	3.55	2.95	3.96	5.63	5.43	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 11, page 20 for derating values.

Table 81 • 2.5 V LVCMOS: High Slew Military-Case Conditions: T_J = 125 °C, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 2.3 V Applicable to Pro I/Os for A3PE600L and A3PE3000L Only

Drive Strength	Speed Grade	Timing Parameters												Units
		t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{PYS}	t _{EOUT}	t _{ZL}	t _{ZH}	t _{LZ}	t _{HZ}	t _{ZLS}	t _{ZHS}	
4 mA	Std.	0.80	3.51	0.05	2.04	2.56	0.52	3.56	3.13	2.70	2.27	5.77	5.33	ns
	-1	0.68	2.98	0.05	1.73	2.17	0.44	3.03	2.66	2.29	1.93	4.91	4.53	ns
8 mA	Std.	0.80	2.87	0.05	2.04	2.56	0.52	2.92	2.40	3.08	3.01	5.12	4.61	ns
	-1	0.68	2.44	0.05	1.73	2.17	0.44	2.48	2.05	2.62	2.56	4.36	3.92	ns

Table 81 • 2.5 V LVCMOS: High Slew Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, Worst-Case $V_{CC} = 1.14\text{ V}$, Worst-Case $V_{CCI} = 2.3\text{ V}$ Applicable to Pro I/Os for A3PE600L and A3PE3000L Only (continued)

Drive Strength	Speed Grade	Speed												Units
		t_{DOUT}	t_{DP}	t_{DIN}	t_{PY}	t_{PYS}	t_{EOUT}	t_{ZL}	t_{ZH}	t_{LZ}	t_{HZ}	t_{ZLS}	t_{ZHS}	
12 mA	Std.	0.80	2.50	0.05	2.04	2.56	0.52	2.53	2.05	3.34	3.47	4.74	4.25	ns
	-1	0.68	2.12	0.05	1.73	2.17	0.44	2.15	1.74	2.84	2.95	4.03	3.62	ns
16 mA	Std.	0.80	2.43	0.05	2.04	2.56	0.52	2.47	1.98	3.39	3.59	4.67	4.19	ns
	-1	0.68	2.07	0.05	1.73	2.17	0.44	2.10	1.69	2.89	3.06	3.97	3.56	ns
24 mA	Std.	0.80	2.44	0.05	2.04	2.56	0.52	2.48	1.90	3.47	4.08	4.68	4.10	ns
	-1	0.68	2.08	0.05	1.73	2.17	0.44	2.11	1.61	2.95	3.47	3.98	3.49	ns

Note:

- Software default selection highlighted in gray.
- For specific junction temperature and voltage supply levels, refer to [Table 11](#), page 20 for derating values.

3.1.5.9.2 1.5 V DC Core Voltage

Table 82 • 2.5 V LVCMOS: Low Slew Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, $V_{CC} = 1.425\text{ V}$, Worst-Case $V_{CCI} = 2.3\text{ V}$ Applicable to Pro I/Os for A3PE600L and A3PE3000L Only

Drive Strength	Speed Grade	Speed												Units
		t_{DOUT}	t_{DP}	t_{DIN}	t_{PY}	t_{PYS}	t_{EOUT}	t_{ZL}	t_{ZH}	t_{LZ}	t_{HZ}	t_{ZLS}	t_{ZHS}	
4 mA	Std.	0.61	6.73	0.04	1.75	2.26	0.40	6.83	5.71	2.54	1.99	8.30	7.18	ns
	-1	0.52	5.73	0.03	1.49	1.93	0.34	5.81	4.86	2.16	1.69	7.06	6.10	ns
8 mA	Std.	0.61	5.48	0.04	1.75	2.26	0.40	5.56	4.82	2.92	2.71	7.02	6.29	ns
	-1	0.52	4.66	0.03	1.49	1.93	0.34	4.73	4.10	2.48	2.30	5.98	5.35	ns
12 mA	Std.	0.61	4.59	0.04	1.75	2.26	0.40	4.65	4.18	3.18	3.18	6.12	5.65	ns
	-1	0.52	3.91	0.03	1.49	1.93	0.34	3.96	3.56	2.71	2.70	5.20	4.80	ns
16 mA	Std.	0.61	4.32	0.04	1.75	2.26	0.40	4.38	4.04	3.24	3.31	5.84	5.51	ns
	-1	0.52	3.68	0.03	1.49	1.93	0.34	3.72	3.44	2.75	2.81	4.97	4.69	ns
24 mA	Std.	0.61	4.20	0.04	1.75	2.26	0.40	4.26	4.06	3.31	3.76	5.72	5.52	ns
	-1	0.52	3.58	0.03	1.49	1.93	0.34	3.62	3.45	2.82	3.20	4.87	4.70	ns

Note: For specific junction temperature and voltage supply levels, refer to [Table 11](#), page 20 for derating values.

Table 83 • 2.5 V LVCMOS: High Slew Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, $V_{CC} = 1.425\text{ V}$, Worst-Case $V_{CCI} = 2.3\text{ V}$ Applicable to Pro I/Os for A3PE600L and A3PE3000L Only

Drive Strength	Speed Grade	Speed												Units
		t_{DOUT}	t_{DP}	t_{DIN}	t_{PY}	t_{PYS}	t_{EOUT}	t_{ZL}	t_{ZH}	t_{LZ}	t_{HZ}	t_{ZLS}	t_{ZHS}	
4 mA	Std.	0.61	3.37	0.04	1.75	2.26	0.40	3.41	3.01	2.54	2.08	4.87	4.48	ns
	-1	0.52	2.87	0.03	1.49	1.93	0.34	2.90	2.56	2.16	1.77	4.14	3.81	ns
8 mA	Std.	0.61	2.74	0.04	1.75	2.26	0.40	2.76	2.29	2.92	2.82	4.23	3.75	ns
	-1	0.52	2.33	0.03	1.49	1.93	0.34	2.35	1.95	2.48	2.40	3.60	3.19	ns

Table 83 • 2.5 V LVCMOS: High Slew Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, $V_{CC} = 1.425\text{ V}$, Worst-Case $V_{CCI} = 2.3\text{ V}$ Applicable to Pro I/Os for A3PE600L and A3PE3000L Only (continued)

Drive Strength	Speed Grade	t_{DOUT}	t_{DP}	t_{DIN}	t_{PY}	t_{PYS}	t_{EOUT}	t_{ZL}	t_{ZH}	t_{LZ}	t_{HZ}	t_{ZLS}	t_{ZHS}	Units
12 mA	Std.	0.61	2.36	0.04	1.75	2.26	0.40	2.38	1.93	3.18	3.27	3.84	3.40	ns
	-1	0.52	2.01	0.03	1.49	1.93	0.34	2.02	1.65	2.71	2.78	3.27	2.89	ns
16 mA	Std.	0.61	2.29	0.04	1.75	2.26	0.40	2.31	1.87	3.24	3.40	3.77	3.33	ns
	-1	0.52	1.95	0.03	1.49	1.93	0.34	1.96	1.59	2.75	2.89	3.21	2.84	ns
24 mA	Std.	0.61	2.31	0.04	1.75	2.26	0.40	2.32	1.78	3.31	3.89	3.79	3.25	ns
	-1	0.52	1.96	0.03	1.49	1.93	0.34	1.98	1.52	2.82	3.31	3.22	2.76	ns

Note:

- Software default selection highlighted in gray.
- For specific junction temperature and voltage supply levels, refer to [Table 11](#), page 20 for derating values.

Table 84 • 2.5 V LVCMOS: Low Slew Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, Worst-Case $V_{CC} = 1.425\text{ V}$, Worst-Case $V_{CCI} = 2.3\text{ V}$ Applicable to Advanced I/O Banks

Drive Strength	Speed Grade	t_{DOUT}	t_{DP}	t_{DIN}	t_{PY}	t_{EOUT}	t_{ZL}	t_{ZH}	t_{LZ}	t_{HZ}	t_{ZLS}	t_{ZHS}	Units
4 mA	Std.	0.63	7.07	0.05	1.44	0.45	7.20	6.32	2.95	2.43	9.66	8.78	ns
	-1	0.54	6.02	0.04	1.23	0.39	6.13	5.38	2.51	2.06	8.22	7.47	ns
6 mA	Std.	0.63	5.91	0.05	1.44	0.45	6.02	5.42	3.35	3.18	8.48	7.88	ns
	-1	0.54	5.03	0.04	1.23	0.39	5.12	4.61	2.85	2.70	7.21	6.70	ns
8 mA	Std.	0.63	5.91	0.05	1.44	0.45	6.02	5.42	3.35	3.18	8.48	7.88	ns
	-1	0.54	5.03	0.04	1.23	0.39	5.12	4.61	2.85	2.70	7.21	6.70	ns
12 mA	Std.	0.63	5.05	0.05	1.44	0.45	5.15	4.79	3.63	3.66	7.61	7.25	ns
	-1	0.54	4.30	0.04	1.23	0.39	4.38	4.07	3.09	3.11	6.47	6.17	ns
16 mA	Std.	0.63	4.78	0.05	1.44	0.45	4.86	4.65	3.70	3.78	7.32	7.10	ns
	-1	0.54	4.06	0.04	1.23	0.39	4.14	3.95	3.14	3.22	6.23	6.04	ns
24 mA	Std.	0.63	4.71	0.05	1.44	0.45	4.73	4.71	3.78	4.26	7.19	7.17	ns
	-1	0.54	4.01	0.04	1.23	0.39	4.03	4.01	3.21	3.62	6.12	6.10	ns

Note: For specific junction temperature and voltage supply levels, refer to [Table 12](#), page 20 for derating values.

Table 85 • 2.5 V LVCMOS: High Slew Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, Worst-Case $V_{CC} = 1.425\text{ V}$, Worst-Case $V_{CCI} = 2.3\text{ V}$ Applicable to Advanced I/O Banks

Drive Strength	Speed Grade	t_{DOUT}	t_{DP}	t_{DIN}	t_{PY}	t_{EOUT}	t_{ZL}	t_{ZH}	t_{LZ}	t_{HZ}	t_{ZLS}	t_{ZHS}	Units
4 mA	Std.	0.63	3.63	0.05	1.44	0.45	3.70	3.34	2.94	2.53	6.16	5.80	ns
	-1	0.54	3.09	0.04	1.23	0.39	3.15	2.84	2.51	2.16	5.24	4.94	ns

Table 85 • 2.5 V LVCMOS: High Slew Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 2.3 V Applicable to Advanced I/O Banks (continued)

Drive Strength	Speed Grade	Speed											Units
		t_{DOUT}	t_{DP}	t_{DIN}	t_{PY}	t_{EOUT}	t_{ZL}	t_{ZH}	t_{LZ}	t_{HZ}	t_{ZLS}	t_{ZHS}	
6 mA	Std.	0.63	2.99	0.05	1.44	0.45	3.04	2.59	3.35	3.30	5.50	5.05	ns
	-1	0.54	2.54	0.04	1.23	0.39	2.59	2.20	2.85	2.81	4.68	4.30	ns
8 mA	Std.	0.63	2.99	0.05	1.44	0.45	3.04	2.59	3.35	3.30	5.50	5.05	ns
	-1	0.54	2.54	0.04	1.23	0.39	2.59	2.20	2.85	2.81	4.68	4.30	ns
12 mA	Std.	0.63	2.65	0.05	1.44	0.45	2.70	2.23	3.63	3.78	5.16	4.69	ns
	-1	0.54	2.26	0.04	1.23	0.39	2.30	1.89	3.09	3.22	4.39	3.99	ns
16 mA	Std.	0.63	2.59	0.05	1.44	0.45	2.64	2.16	3.70	3.90	5.10	4.62	ns
	-1	0.54	2.21	0.04	1.23	0.39	2.25	1.83	3.15	3.32	4.34	3.93	ns
24 mA	Std.	0.63	2.61	0.05	1.44	0.45	2.66	2.08	3.78	4.40	5.12	4.54	ns
	-1	0.54	2.22	0.04	1.23	0.39	2.26	1.77	3.22	3.74	4.35	3.87	ns

Note:

- Software default selection highlighted in gray.
- For specific junction temperature and voltage supply levels, refer to [Table 12](#), page 20 for derating values.

Table 86 • 2.5 V LVCMOS: Low Slew Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 2.3 V Applicable to Standard Plus I/O Banks

Drive Strength	Speed Grade	Speed											Units
		t_{DOUT}	t_{DP}	t_{DIN}	t_{PY}	t_{EOUT}	t_{ZL}	t_{ZH}	t_{LZ}	t_{HZ}	t_{ZLS}	t_{ZHS}	
4 mA	Std.	0.63	6.45	0.05	1.43	0.45	6.56	5.71	2.48	2.19	9.02	8.17	ns
	-1	0.54	5.48	0.04	1.21	0.39	5.58	4.86	2.11	1.86	7.68	6.95	ns
6 mA	Std.	0.63	5.28	0.05	1.43	0.45	5.38	4.92	2.85	2.88	7.84	7.38	ns
	-1	0.54	4.50	0.04	1.21	0.39	4.58	4.19	2.42	2.45	6.67	6.28	ns
8 mA	Std.	0.63	5.28	0.05	1.43	0.45	5.38	4.92	2.85	2.88	7.84	7.38	ns
	-1	0.54	4.50	0.04	1.21	0.39	4.58	4.19	2.42	2.45	6.67	6.28	ns
12 mA	Std.	0.63	4.48	0.05	1.43	0.45	4.56	4.35	3.11	3.31	7.02	6.81	ns
	-1	0.54	3.81	0.04	1.21	0.39	3.88	3.70	2.65	2.82	5.97	5.79	ns

Note: For specific junction temperature and voltage supply levels, refer to [Table 12](#), page 20 for derating values.

Table 87 • 2.5 V LVCMOS: High Slew Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 2.3 V Applicable to Standard Plus I/O Banks

Drive Strength	Speed Grade	Speed											Units
		t_{DOUT}	t_{DP}	t_{DIN}	t_{PY}	t_{EOUT}	t_{ZL}	t_{ZH}	t_{LZ}	t_{HZ}	t_{ZLS}	t_{ZHS}	
4 mA	Std.	0.63	3.18	0.05	1.43	0.45	3.23	2.92	2.48	2.28	5.69	5.38	ns
	-1	0.54	2.70	0.04	1.21	0.39	2.75	2.48	2.11	1.94	4.84	4.58	ns

Table 87 • 2.5 V LVCMOS: High Slew Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, Worst-Case $V_{CC} = 1.425\text{ V}$, Worst-Case $V_{CCI} = 2.3\text{ V}$ Applicable to Standard Plus I/O Banks (continued)

Drive Strength	Speed Grade	Speed											Units
		t_{DOUT}	t_{DP}	t_{DIN}	t_{PY}	t_{EOUT}	t_{ZL}	t_{ZH}	t_{LZ}	t_{HZ}	t_{ZLS}	t_{ZHS}	
6 mA	Std.	0.63	2.57	0.05	1.43	0.45	2.62	2.24	2.84	2.98	5.08	4.70	ns
	-1	0.54	2.19	0.04	1.21	0.39	2.23	1.90	2.42	2.54	4.32	4.00	ns
8 mA	Std.	0.63	2.57	0.05	1.43	0.45	2.62	2.24	2.84	2.98	5.08	4.70	ns
	-1	0.54	2.19	0.04	1.21	0.39	2.23	1.90	2.42	2.54	4.32	4.00	ns
12 mA	Std.	0.63	2.28	0.05	1.43	0.45	2.32	1.90	3.11	3.42	4.78	4.36	ns
	-1	0.54	1.94	0.04	1.21	0.39	1.97	1.62	2.64	2.91	4.07	3.71	ns

Note:

- Software default selection highlighted in gray.
- For specific junction temperature and voltage supply levels, refer to [Table 12](#), page 20 for derating values.

3.1.5.10 1.8 V LVCMOS

Low-voltage CMOS for 1.8 V is an extension of the LVCMOS standard (JESD8-5) used for general-purpose 1.8 V applications. It uses a 1.8 V input buffer and a push-pull output buffer.

Table 88 • Minimum and Maximum DC Input and Output Levels Applicable to Pro I/Os for A3PE600L and A3PE3000L Only

1.8 V LVCMOS Drive Strength	VIL		VIH		VOL	VOH	I_{OL}	I_{OH}	I_{OSL}	I_{OSH}	I_{IL}^1	I_{IH}^2
	Min. V	Max. V	Min. V	Max. V	Max. V	Min. V	m A	m A	Max. mA ³	Max. mA ³	μA^4	μA^4
2 mA	-0.3	0.35 * VCCI	0.65 * VCCI	3.6	0.45	VCCI - 0.45	2	2	9	11	15	15
4 mA	-0.3	0.35 * VCCI	0.65 * VCCI	3.6	0.45	VCCI - 0.45	4	4	17	22	15	15
6 mA	-0.3	0.35 * VCCI	0.65 * VCCI	3.6	0.45	VCCI - 0.45	6	6	35	44	15	15
8 mA	-0.3	0.35 * VCCI	0.65 * VCCI	3.6	0.45	VCCI - 0.45	8	8	45	51	15	15
12 mA	-0.3	0.35 * VCCI	0.65 * VCCI	3.6	0.45	VCCI - 0.45	12	12	91	74	15	15
16 mA	-0.3	0.35 * VCCI	0.65 * VCCI	3.6	0.45	VCCI - 0.45	16	16	91	74	15	15

1. I_{IL} is the input leakage current per I/O pin over recommended operation conditions where $-0.3\text{ V} < V_{IN} < V_{IL}$.
2. I_{IH} is the input leakage current per I/O pin over recommended operating conditions $V_{IH} < V_{IN} < V_{CCI}$. Input current is larger when operating outside recommended ranges
3. Currents are measured at 100 °C junction temperature and maximum voltage.
4. Currents are measured at 125 °C junction temperature.

Note: Software default selection highlighted in gray.

Table 89 • Minimum and Maximum DC Input and Output Levels Applicable to Advanced I/O Banks

1.8 V LVCMOS													
Drive Strength	VIL		VIH		VOL		VOH	IOL	IOH	IOSL	IOSH	IIL ¹	IIH ²
	Min. V	Max. V	Min. V	Max. V	Max. V	Min. V	mA						
2 mA	-0.3	0.35 * VCCI	0.65 * VCCI	1.9	0.45	VCCI - 0.45	2	2	9	11	15	15	
4 mA	-0.3	0.35 * VCCI	0.65 * VCCI	1.9	0.45	VCCI - 0.45	4	4	17	22	15	15	
6 mA	-0.3	0.35 * VCCI	0.65 * VCCI	1.9	0.45	VCCI - 0.45	6	6	35	44	15	15	
8 mA	-0.3	0.35 * VCCI	0.65 * VCCI	1.9	0.45	VCCI - 0.45	8	8	45	51	15	15	
12 mA	-0.3	0.35 * VCCI	0.65 * VCCI	1.9	0.45	VCCI - 0.45	12	12	91	74	15	15	
16 mA	-0.3	0.35 * VCCI	0.65 * VCCI	1.9	0.45	VCCI - 0.45	16	16	91	74	15	15	

1. I_{IL} is the input leakage current per I/O pin over recommended operation conditions where -0.3 V < V_{IN} < V_{IL}.
2. I_{IH} is the input leakage current per I/O pin over recommended operating conditions V_{IH} < V_{IN} < V_{CCI}. Input current is larger when operating outside recommended ranges
3. Currents are measured at 100 °C junction temperature and maximum voltage.
4. Currents are measured at 125 °C junction temperature.

Note: Software default selection highlighted in gray.

Table 90 • Minimum and Maximum DC Input and Output Levels Applicable to Standard Plus I/O Banks

1.8 V LVCMOS													
Drive Strength	VIL		VIH		VOL		VOH	IOL	IOH	IOSL	IOSH	IIL ¹	IIH ²
	Min. V	Max. V	Min. V	Max. V	Max. V	Min. V	mA						
2 mA	-0.3	0.35 * VCCI	0.65 * VCCI	1.9	0.45	VCCI - 0.45	2	2	9	11	15	15	
4 mA	-0.3	0.35 * VCCI	0.65 * VCCI	1.9	0.45	VCCI - 0.45	4	4	17	22	15	15	
6 mA	-0.3	0.35 * VCCI	0.65 * VCCI	1.9	0.45	VCCI - 0.45	6	6	35	44	15	15	
8 mA	-0.3	0.35 * VCCI	0.65 * VCCI	1.9	0.45	VCCI - 0.45	8	8	35	44	15	15	

1. I_{IL} is the input leakage current per I/O pin over recommended operation conditions where -0.3 V < V_{IN} < V_{IL}.
2. I_{IH} is the input leakage current per I/O pin over recommended operating conditions V_{IH} < V_{IN} < V_{CCI}. Input current is larger when operating outside recommended ranges
3. Currents are measured at 100 °C junction temperature and maximum voltage.
4. Currents are measured at 125 °C junction temperature.

Note: Software default selection highlighted in gray.

Figure 15 • AC Loading




Table 91 • AC Waveforms, Measuring Points, and Capacitive Loads

Input Low (V)	Input High (V)	Measuring Point ¹ (V)	VREF (Typ) (V)	C _{LOAD} (pF)
0	1.8	0.9		5

1. Measuring point = V_{trip}. See Table 34, page 38 for a complete table of trip points.

3.1.5.11 Timing Characteristics

3.1.5.11.1 1.2 V DC Core Voltage

Table 92 • 1.8 V LVCMOS: Low Slew Military-Case Conditions: T_J = 125 °C, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 1.7 V Applicable to Pro I/Os for A3PE600L and A3PE3000L Only

Drive Strength	Speed Grade	Timing Parameters												Units
		t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{PYS}	t _{EOUT}	t _{ZL}	t _{ZH}	t _{LZ}	t _{HZ}	t _{ZLS}	t _{ZHS}	
2 mA	Std.	0.80	9.16	0.05	2.00	2.82	0.52	9.32	7.69	2.77	1.20	11.53	9.89	ns
	-1	0.68	7.79	0.05	1.70	2.40	0.44	7.93	6.54	2.36	1.02	9.81	8.42	ns
4 mA	Std.	0.80	7.55	0.05	2.00	2.82	0.52	7.68	6.48	3.23	2.76	9.88	8.68	ns
	-1	0.68	6.42	0.05	1.70	2.40	0.44	6.53	5.51	2.75	2.35	8.41	7.38	ns
6 mA	Std.	0.80	6.40	0.05	2.00	2.82	0.52	6.51	5.65	3.54	3.34	8.71	7.85	ns
	-1	0.68	5.44	0.05	1.70	2.40	0.44	5.54	4.80	3.01	2.84	7.41	6.68	ns
8 mA	Std.	0.80	6.01	0.05	2.00	2.82	0.52	6.12	5.48	3.61	3.50	8.32	7.69	ns
	-1	0.68	5.11	0.05	1.70	2.40	0.44	5.20	4.66	3.07	2.98	7.08	6.54	ns
12 mA	Std.	0.80	5.90	0.05	2.00	2.82	0.52	6.00	5.49	3.71	4.08	8.21	7.70	ns
	-1	0.68	5.02	0.05	1.70	2.40	0.44	5.11	4.67	3.16	3.47	6.98	6.55	ns
16 mA	Std.	0.80	5.90	0.05	2.00	2.82	0.52	6.00	5.49	3.71	4.08	8.21	7.70	ns
	-1	0.68	5.02	0.05	1.70	2.40	0.44	5.11	4.67	3.16	3.47	6.98	6.55	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 11, page 20 for derating values.

Table 93 • 1.8 V LVCMOS: High Slew Military-Case Conditions: T_J = 125 °C, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 1.7 V Applicable to Pro I/Os for A3PE600L and A3PE3000L Only

Drive Strength	Speed Grade	Timing Parameters												Units
		t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{PYS}	t _{EOUT}	t _{ZL}	t _{ZH}	t _{LZ}	t _{HZ}	t _{ZLS}	t _{ZHS}	
2 mA	Std.	0.80	4.14	0.05	2.00	2.82	0.52	4.21	4.05	2.76	1.23	6.42	6.26	ns
	-1	0.68	3.52	0.05	1.70	2.40	0.44	3.58	3.45	2.35	1.04	5.46	5.32	ns

Table 93 • 1.8 V LVCMOS: High Slew Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, Worst-Case $V_{CC} = 1.14\text{ V}$, Worst-Case $V_{CCI} = 1.7\text{ V}$ Applicable to Pro I/Os for A3PE600L and A3PE3000L Only (continued)

Drive Strength	Speed Grade	Timing Parameters												Units
		t_{DOUT}	t_{DP}	t_{DIN}	t_{PY}	t_{PYS}	t_{EOUT}	t_{ZL}	t_{ZH}	t_{LZ}	t_{HZ}	t_{ZLS}	t_{ZHS}	
4 mA	Std.	0.80	3.36	0.05	2.00	2.82	0.52	3.41	3.01	3.22	2.85	5.62	5.21	ns
	-1	0.68	2.86	0.05	1.70	2.40	0.44	2.90	2.56	2.74	2.42	4.78	4.43	ns
6 mA	Std.	0.80	2.88	0.05	2.00	2.82	0.52	2.93	2.49	3.54	3.43	5.13	4.70	ns
	-1	0.68	2.45	0.05	1.70	2.40	0.44	2.49	2.12	3.01	2.92	4.36	3.99	ns
8 mA	Std.	0.80	2.79	0.05	2.00	2.82	0.52	2.83	2.40	3.60	3.59	5.04	4.60	ns
	-1	0.68	2.37	0.05	1.70	2.40	0.44	2.41	2.04	3.06	3.05	4.29	3.91	ns
12 mA	Std.	0.80	2.78	0.05	2.00	2.82	0.52	2.82	2.28	3.71	4.21	5.02	4.48	ns
	-1	0.68	2.36	0.05	1.70	2.40	0.44	2.40	1.94	3.16	3.58	4.27	3.81	ns
16 mA	Std.	0.80	2.78	0.05	2.00	2.82	0.52	2.82	2.28	3.71	4.21	5.02	4.48	ns
	-1	0.68	2.36	0.05	1.70	2.40	0.44	2.40	1.94	3.16	3.58	4.27	3.81	ns

Note:

- Software default selection highlighted in gray.
- For specific junction temperature and voltage supply levels, refer to [Table 11](#), page 20 for derating values.

3.1.5.11.2 1.5 V DC Core Voltage

Table 94 • 1.8 V LVCMOS: Low Slew Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, $V_{CC} = 1.425\text{ V}$, Worst-Case $V_{CCI} = 1.7\text{ V}$ Applicable to Pro I/Os for A3PE600L and A3PE3000L Only

Drive Strength	Speed Grade	Timing Parameters												Units
		t_{DOUT}	t_{DP}	t_{DIN}	t_{PY}	t_{PYS}	t_{EOUT}	t_{ZL}	t_{ZH}	t_{LZ}	t_{HZ}	t_{ZLS}	t_{ZHS}	
2 mA	Std.	0.61	9.02	0.04	1.69	2.52	0.40	9.17	7.57	2.61	1.01	10.63	9.04	ns
	-1	0.52	7.68	0.03	1.44	2.14	0.34	7.80	6.44	2.22	0.86	9.04	7.69	ns
4 mA	Std.	0.61	7.41	0.04	1.69	2.52	0.40	7.52	6.36	3.07	2.56	8.99	7.83	ns
	-1	0.52	6.30	0.03	1.44	2.14	0.34	6.40	5.41	2.62	2.18	7.64	6.66	ns
6 mA	Std.	0.61	6.26	0.04	1.69	2.52	0.40	6.35	5.53	3.38	3.14	7.82	7.00	ns
	-1	0.52	5.33	0.03	1.44	2.14	0.34	5.40	4.71	2.88	2.67	6.65	5.95	ns
8 mA	Std.	0.61	5.88	0.04	1.69	2.52	0.40	5.96	5.37	3.45	3.30	7.42	6.83	ns
	-1	0.52	5.00	0.03	1.44	2.14	0.34	5.07	4.57	2.94	2.81	6.32	5.81	ns
12 mA	Std.	0.61	5.76	0.04	1.69	2.52	0.40	5.85	5.38	3.55	3.88	7.31	6.84	ns
	-1	0.52	4.90	0.03	1.44	2.14	0.34	4.97	4.57	3.02	3.30	6.22	5.82	ns
16 mA	Std.	0.61	5.76	0.04	1.69	2.52	0.40	5.85	5.38	3.55	3.88	7.31	6.84	ns
	-1	0.52	4.90	0.03	1.44	2.14	0.34	4.97	4.57	3.02	3.30	6.22	5.82	ns

Note: For specific junction temperature and voltage supply levels, refer to [Table 11](#), page 20 for derating values.

Table 95 • 1.8 V LVCMOS: High Slew Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, $V_{CC} = 1.425\text{ V}$, Worst-Case $V_{CCI} = 1.7\text{ V}$ Applicable to Pro I/Os for A3PE600L and A3PE3000L Only

Drive Strength	Speed Grade	Speed												Units
		t_{DOUT}	t_{DP}	t_{DIN}	t_{PY}	t_{PYS}	t_{EOUT}	t_{ZL}	t_{ZH}	t_{LZ}	t_{HZ}	t_{ZLS}	t_{ZHS}	
2 mA	Std.	0.61	4.01	0.04	1.69	2.52	0.40	4.06	3.94	2.60	1.03	5.52	5.40	ns
	-1	0.52	3.41	0.03	1.44	2.14	0.34	3.45	3.35	2.21	0.88	4.70	4.60	ns
4 mA	Std.	0.61	3.22	0.04	1.69	2.52	0.40	3.26	2.89	3.07	2.65	4.72	4.36	ns
	-1	0.52	2.74	0.03	1.44	2.14	0.34	2.77	2.46	2.61	2.26	4.02	3.71	ns
6 mA	Std.	0.61	2.74	0.04	1.69	2.52	0.40	2.77	2.38	3.38	3.23	4.23	3.84	ns
	-1	0.52	2.33	0.03	1.44	2.14	0.34	2.36	2.02	2.88	2.75	3.60	3.27	ns
8 mA	Std.	0.61	2.65	0.04	1.69	2.52	0.40	2.68	2.28	3.45	3.40	4.14	3.75	ns
	-1	0.52	2.26	0.03	1.44	2.14	0.34	2.28	1.94	2.93	2.89	3.52	3.19	ns
12 mA	Std.	0.61	2.64	0.04	1.69	2.52	0.40	2.66	2.16	3.55	4.01	4.13	3.63	ns
	-1	0.52	2.24	0.03	1.44	2.14	0.34	2.26	1.84	3.02	3.41	3.51	3.08	ns
16 mA	Std.	0.61	2.64	0.04	1.69	2.52	0.40	2.66	2.16	3.55	4.01	4.13	3.63	ns
	-1	0.52	2.24	0.03	1.44	2.14	0.34	2.26	1.84	3.02	3.41	3.51	3.08	ns

Note:

- Software default selection highlighted in gray.
- For specific junction temperature and voltage supply levels, refer to [Table 11](#), page 20 for derating values.

Table 96 • 1.8 V LVCMOS: Low Slew Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, Worst-Case $V_{CC} = 1.425\text{ V}$, Worst-Case $V_{CCI} = 1.7\text{ V}$ Applicable to Advanced I/O Banks

Drive Strength	Speed Grade	Speed												Units
		t_{DOUT}	t_{DP}	t_{DIN}	t_{PY}	t_{EOUT}	t_{ZL}	t_{ZH}	t_{LZ}	t_{HZ}	t_{ZLS}	t_{ZHS}		
2 mA	Std.	0.63	9.50	0.05	1.44	0.45	9.68	8.31	3.06	1.76	12.14	10.77	ns	
	-1	0.54	8.08	0.04	1.23	0.39	8.23	7.07	2.60	1.50	10.32	9.16	ns	
4 mA	Std.	0.63	7.80	0.05	1.44	0.45	7.95	7.06	3.55	3.01	10.41	9.52	ns	
	-1	0.54	6.64	0.04	1.23	0.39	6.76	6.00	3.02	2.56	8.85	8.10	ns	
6 mA	Std.	0.63	6.70	0.05	1.44	0.45	6.82	6.25	3.89	3.60	9.28	8.70	ns	
	-1	0.54	5.70	0.04	1.23	0.39	5.80	5.31	3.31	3.06	7.90	7.40	ns	
8 mA	Std.	0.63	6.31	0.05	1.44	0.45	6.43	6.07	3.97	3.75	8.89	8.53	ns	
	-1	0.54	5.37	0.04	1.23	0.39	5.47	5.17	3.37	3.19	7.56	7.26	ns	
12 mA	Std.	0.63	6.18	0.05	1.44	0.45	6.30	6.15	4.08	4.34	8.76	8.61	ns	
	-1	0.54	5.26	0.04	1.23	0.39	5.36	5.23	3.47	3.70	7.45	7.32	ns	
16 mA	Std.	0.63	6.18	0.05	1.44	0.45	6.30	6.15	4.08	4.34	8.76	8.61	ns	
	-1	0.54	5.26	0.04	1.23	0.39	5.36	5.23	3.47	3.70	7.45	7.32	ns	

Note: For specific junction temperature and voltage supply levels, refer to [Table 12](#), page 20 for derating values.

Table 97 • 1.8 V LVCMOS: High Slew Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 1.7 V Applicable to Advanced I/O Banks

Drive Strength	Speed Grade	Timing Parameters											Units
		t_{DOUT}	t_{DP}	t_{DIN}	t_{PY}	t_{EOUT}	t_{ZL}	t_{ZH}	t_{LZ}	t_{HZ}	t_{ZLS}	t_{ZHS}	
2 mA	Std.	0.63	4.40	0.05	1.34	0.45	4.48	4.30	3.05	1.82	6.94	6.76	ns
	-1	0.54	3.74	0.04	1.14	0.39	3.81	3.66	2.59	1.55	5.90	5.75	ns
4 mA	Std.	0.63	3.44	0.05	1.34	0.45	3.50	3.23	3.54	3.12	5.96	5.69	ns
	-1	0.54	2.92	0.04	1.14	0.39	2.98	2.75	3.01	2.66	5.07	4.84	ns
6 mA	Std.	0.63	3.02	0.05	1.34	0.45	3.07	2.70	3.88	3.72	5.53	5.16	ns
	-1	0.54	2.57	0.04	1.14	0.39	2.61	2.30	3.30	3.16	4.71	4.39	ns
8 mA	Std.	0.63	2.94	0.05	1.34	0.45	2.99	2.60	3.96	3.87	5.45	5.06	ns
	-1	0.54	2.50	0.04	1.14	0.39	2.54	2.21	3.37	3.30	4.64	4.31	ns
12 mA	Std.	0.63	2.93	0.05	1.34	0.45	2.98	2.49	4.07	4.49	5.44	4.95	ns
	-1	0.54	2.49	0.04	1.14	0.39	2.54	2.12	3.46	3.82	4.63	4.21	ns
16 mA	Std.	0.63	2.93	0.05	1.34	0.45	2.98	2.49	4.07	4.49	5.44	4.95	ns
	-1	0.54	2.49	0.04	1.14	0.39	2.54	2.12	3.46	3.82	4.63	4.21	ns

Note:

- Software default selection highlighted in gray.
- For specific junction temperature and voltage supply levels, refer to [Table 12](#), page 20 for derating values.

Table 98 • 1.8 V LVCMOS: Low Slew Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 1.7 V Applicable to Standard Plus I/O Banks

Drive Strength	Speed Grade	Timing Parameters											Units
		t_{DOUT}	t_{DP}	t_{DIN}	t_{PY}	t_{EOUT}	t_{ZL}	t_{ZH}	t_{LZ}	t_{HZ}	t_{ZLS}	t_{ZHS}	
2 mA	Std.	0.63	8.81	0.05	1.43	0.45	8.98	7.51	2.48	1.61	11.44	9.97	ns
	-1	0.54	7.50	0.04	1.21	0.39	7.64	6.39	2.11	1.37	9.73	8.48	ns
4 mA	Std.	0.63	7.10	0.05	1.43	0.45	7.23	6.43	2.92	2.75	9.69	8.89	ns
	-1	0.54	6.04	0.04	1.21	0.39	6.15	5.47	2.48	2.34	8.24	7.56	ns
6 mA	Std.	0.63	6.06	0.05	1.43	0.45	6.17	5.68	3.23	3.29	8.63	8.14	ns
	-1	0.54	5.16	0.04	1.21	0.39	5.25	4.84	2.75	2.80	7.34	6.93	ns
8 mA	Std.	0.63	6.06	0.05	1.43	0.45	6.17	5.68	3.23	3.29	8.63	8.14	ns
	-1	0.54	5.16	0.04	1.21	0.39	5.25	4.84	2.75	2.80	7.34	6.93	ns

Note: For specific junction temperature and voltage supply levels, refer to [Table 12](#), page 20 for derating values.

Table 99 • 1.8 V LVCMOS: High Slew Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, Worst-Case $V_{CC} = 1.425\text{ V}$, Worst-Case $V_{CCI} = 1.7\text{ V}$ Applicable to Standard Plus I/O Banks

Drive Strength	Speed Grade												Units
		t_{DOUT}	t_{DP}	t_{DIN}	t_{PY}	t_{EOUT}	t_{ZL}	t_{ZH}	t_{LZ}	t_{HZ}	t_{ZLS}	t_{ZHS}	
2 mA	Std.	0.63	3.94	0.05	1.32	0.45	4.01	3.72	2.47	1.67	6.47	6.18	ns
	-1	0.54	3.35	0.04	1.12	0.39	3.41	3.16	2.10	1.42	5.51	5.26	ns
4 mA	Std.	0.63	3.03	0.05	1.32	0.45	3.09	2.75	2.91	2.86	5.55	5.21	ns
	-1	0.54	2.58	0.04	1.12	0.39	2.63	2.34	2.48	2.44	4.72	4.43	ns
6 mA	Std.	0.63	2.65	0.05	1.32	0.45	2.70	2.27	3.22	3.41	5.16	4.73	ns
	-1	0.54	2.26	0.04	1.12	0.39	2.30	1.93	2.74	2.90	4.39	4.02	ns
8 mA	Std.	0.63	2.65	0.05	1.32	0.45	2.70	2.27	3.22	3.41	5.16	4.73	ns
	-1	0.54	2.26	0.04	1.12	0.39	2.30	1.93	2.74	2.90	4.39	4.02	ns

Note:

- Software default selection highlighted in gray.
- For specific junction temperature and voltage supply levels, refer to [Table 12](#), page 20 for derating values.

3.1.5.12 1.5 V LVCMOS (JESD8-11)

Low-Voltage CMOS for 1.5 V is an extension of the LVCMOS standard (JESD8-5) used for general-purpose 1.5 V applications. It uses a 1.5 V input buffer and a push-pull output buffer.

Table 100 • Minimum and Maximum DC Input and Output Levels Applicable to Pro I/Os for A3PE600L and A3PE3000L Only

1.5 V LVCMOS Drive Strength	V_{IL}		V_{IH}		V_{OL}	V_{OH}	I_O		I_{OL}	I_{OSL}	I_{OSH}	I_{IL}^1	I_{IH}^2
	Min. V	Max. V	Min. V	Max. V	Max. V	Min. V	I_{OL} mA	I_{OH} mA	Max. mA ³	Max. mA ³	Max. mA ³	μA^4	μA^4
2 mA	-0.3	0.35 * V_{CCI}	0.65 * V_{CCI}	3.6	0.25 * V_{CCI}	0.75 * V_{CCI}	2	2	13	16	15	15	
4 mA	-0.3	0.35 * V_{CCI}	0.65 * V_{CCI}	3.6	0.25 * V_{CCI}	0.75 * V_{CCI}	4	4	25	33	15	15	
6 mA	-0.3	0.35 * V_{CCI}	0.65 * V_{CCI}	3.6	0.25 * V_{CCI}	0.75 * V_{CCI}	6	6	32	39	15	15	
8 mA	-0.3	0.35 * V_{CCI}	0.65 * V_{CCI}	3.6	0.25 * V_{CCI}	0.75 * V_{CCI}	8	8	66	55	15	15	
12 mA	-0.3	0.35 * V_{CCI}	0.65 * V_{CCI}	3.6	0.25 * V_{CCI}	0.75 * V_{CCI}	12	12	66	55	15	15	

1. I_{IL} is the input leakage current per I/O pin over recommended operation conditions where $-0.3\text{ V} < V_{IN} < V_{IL}$.
2. I_{IH} is the input leakage current per I/O pin over recommended operating conditions $V_{IH} < V_{IN} < V_{CCI}$. Input current is larger when operating outside recommended ranges.
3. Currents are measured at $100\text{ }^\circ\text{C}$ junction temperature and maximum voltage.
4. Currents are measured at $125\text{ }^\circ\text{C}$ junction temperature.

Note: Software default selection highlighted in gray.

Table 101 • Minimum and Maximum DC Input and Output Levels Applicable to Advanced I/O Banks for A3P250 and A3P1000 Only

1.5 V LVCMOS VIL		VIH		VOL	VOH	IOL	IOH	IosL	IosH	IIL ¹	IIH ²	
Drive Strength	Min. V	Max. V	Min. V	Max. V	Max. V	Min. V	m A	m A	Max. mA ³	Max. mA ³	μA ⁴	μA ⁴
2 mA	-0.3	0.35 * VCCI	0.65 * VCCI	1.575	0.25 * VCCI	0.75 * VCCI	2	2	13	16	15	15
4 mA	-0.3	0.35 * VCCI	0.65 * VCCI	1.575	0.25 * VCCI	0.75 * VCCI	4	4	25	33	15	15
6 mA	-0.3	0.35 * VCCI	0.65 * VCCI	1.575	0.25 * VCCI	0.75 * VCCI	6	6	32	39	15	15
8 mA	-0.3	0.35 * VCCI	0.65 * VCCI	1.575	0.25 * VCCI	0.75 * VCCI	8	8	66	55	15	15
12 mA	-0.3	0.35 * VCCI	0.65 * VCCI	1.575	0.25 * VCCI	0.75 * VCCI	12	12	66	55	15	15

1. I_{IL} is the input leakage current per I/O pin over recommended operation conditions where -0.3 V < V_{IN} < V_{IL}.
2. I_{IH} is the input leakage current per I/O pin over recommended operating conditions V_{IH} < V_{IN} < V_{CCI}. Input current is larger when operating outside recommended ranges
3. Currents are measured at 100 °C junction temperature and maximum voltage.
4. Currents are measured at 125 °C junction temperature.

Note: Software default selection highlighted in gray.

Table 102 • Minimum and Maximum DC Input and Output Levels Applicable to Standard Plus I/O Banks

1.5 V LVCMOS VIL		VIH		VOL	VOH	IOL	IOH	IosL	IosH	IIL ¹	IIH ²	
Drive Strength	Min. (V)	Max. (V)	Min. (V)	Max. (V)	Max. (V)	Min. (V)	m A	m A	Max. mA ³	Max. mA ³	μA ⁴	μA ⁴
2 mA	-0.3	0.35 * VCCI	0.65 * VCCI	1.575	0.25 * VCCI	0.75 * VCCI	2	2	13	16	15	15
4 mA	-0.3	0.35 * VCCI	0.65 * VCCI	1.575	0.25 * VCCI	0.75 * VCCI	4	4	25	33	15	15

1. I_{IL} is the input leakage current per I/O pin over recommended operation conditions where -0.3 V < V_{IN} < V_{IL}.
2. I_{IH} is the input leakage current per I/O pin over recommended operating conditions V_{IH} < V_{IN} < V_{CCI}. Input current is larger when operating outside recommended ranges
3. Currents are measured at 100 °C junction temperature and maximum voltage.
4. Currents are measured at 125 °C junction temperature.

Note: Software default selection highlighted in gray.

Figure 16 • AC Loading




Table 103 • AC Waveforms, Measuring Points, and Capacitive Loads

Input Low (V)	Input High (V)	Measuring Point ¹ (V)	VREF (Typ) (V)	C _{LOAD} (pF)
0	1.5	0.75		5

1. Measuring point = V_{trip}. See Table 34, page 38 for a complete table of trip points.

3.1.5.13 Timing Characteristics

3.1.5.13.1 1.2 V DC Core Voltage

Table 104 • 1.5 V LVCMOS: Low Slew Military-Case Conditions: T_J = 125 °C, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 1.4 V Applicable to Pro I/Os for A3PE600L and A3PE3000L Only

Drive Strength	Speed Grade	Timing Parameters												Units
		t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{PYS}	t _{EOUT}	t _{ZL}	t _{ZH}	t _{LZ}	t _{HZ}	t _{ZLS}	t _{ZHS}	
2 mA	Std.	0.80	9.53	0.05	2.19	3.06	0.52	9.69	7.88	3.38	2.67	11.90	10.09	ns
	-1	0.68	8.10	0.05	1.86	2.61	0.44	8.25	6.71	2.87	2.27	10.12	8.58	ns
4 mA	Std.	0.80	8.14	0.05	2.19	3.06	0.52	8.28	6.89	3.74	3.34	10.49	9.09	ns
	-1	0.68	6.93	0.05	1.86	2.61	0.44	7.05	5.86	3.18	2.84	8.92	7.74	ns
6 mA	Std.	0.80	7.64	0.05	2.19	3.06	0.52	7.78	6.70	3.82	3.52	9.98	8.91	ns
	-1	0.68	6.50	0.05	1.86	2.61	0.44	6.61	5.70	3.25	2.99	8.49	7.58	ns
8 mA	Std.	0.80	7.55	0.05	2.19	3.06	0.52	7.68	6.71	3.41	4.19	9.88	8.91	ns
	-1	0.68	6.42	0.05	1.86	2.61	0.44	6.53	5.71	2.90	3.56	8.41	7.58	ns
12 mA	Std.	0.80	7.55	0.05	2.19	3.06	0.52	7.68	6.71	3.41	4.19	9.88	8.91	ns
	-1	0.68	6.42	0.05	1.86	2.61	0.44	6.53	5.71	2.90	3.56	8.41	7.58	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 11, page 20 for derating values.

Table 105 • 1.5 V LVCMOS: High Slew Military-Case Conditions: T_J = 125 °C, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 1.4 V Applicable to Pro I/Os for A3PE600L and A3PE3000L Only

Drive Strength	Speed Grade	Timing Parameters												Units
		t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{PYS}	t _{EOUT}	t _{ZL}	t _{ZH}	t _{LZ}	t _{HZ}	t _{ZLS}	t _{ZHS}	
2 mA	Std.	0.80	3.91	0.05	2.19	3.06	0.52	3.98	3.54	3.37	2.78	6.18	5.75	ns
	-1	0.68	3.33	0.05	1.86	2.61	0.44	3.38	3.01	2.86	2.36	5.26	4.89	ns
4 mA	Std.	0.80	3.34	0.05	2.19	3.06	0.52	3.39	2.90	3.73	3.45	5.60	5.11	ns
	-1	0.68	2.84	0.05	1.86	2.61	0.44	2.88	2.47	3.17	2.93	4.76	4.35	ns

Table 105 • 1.5 V LVCMOS: High Slew Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, Worst-Case $V_{CC} = 1.14\text{ V}$, Worst-Case $V_{CCI} = 1.4\text{ V}$ Applicable to Pro I/Os for A3PE600L and A3PE3000L Only (continued)

Drive Strength	Speed Grade	Timing Parameters												Units
		t_{DOUT}	t_{DP}	t_{DIN}	t_{PY}	t_{PYS}	t_{EOUT}	t_{ZL}	t_{ZH}	t_{LZ}	t_{HZ}	t_{ZLS}	t_{ZHS}	
6 mA	Std.	0.80	3.23	0.05	2.19	3.06	0.52	3.28	2.78	3.81	3.64	5.48	4.99	ns
	-1	0.68	2.74	0.05	1.86	2.61	0.44	2.79	2.37	3.24	3.09	4.66	4.24	ns
8 mA	Std.	0.80	3.19	0.05	2.19	3.06	0.52	3.24	2.63	3.93	4.33	5.45	4.84	ns
	-1	0.68	2.71	0.05	1.86	2.61	0.44	2.76	2.24	3.34	3.69	4.63	4.12	ns
12 mA	Std.	0.80	3.19	0.05	2.19	3.06	0.52	3.24	2.63	3.93	4.33	5.45	4.84	ns
	-1	0.68	2.71	0.05	1.86	2.61	0.44	2.76	2.24	3.34	3.69	4.63	4.12	ns

Note:

- Software default selection highlighted in gray.
- For specific junction temperature and voltage supply levels, refer to [Table 11](#), page 20 for derating values.

3.1.5.13.2 1.5 V DC Core Voltage

Table 106 • 1.5 V LVCMOS: Low Slew Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, $V_{CC} = 1.425\text{ V}$, Worst-Case $V_{CCI} = 1.4\text{ V}$ Applicable to Pro I/Os for A3PE600L and A3PE3000L Only

Drive Strength	Speed Grade	Timing Parameters												Units
		t_{DOUT}	t_{DP}	t_{DIN}	t_{PY}	t_{PYS}	t_{EOUT}	t_{ZL}	t_{ZH}	t_{LZ}	t_{HZ}	t_{ZLS}	t_{ZHS}	
2 mA	Std.	0.61	9.39	0.04	1.88	2.77	0.40	9.54	7.77	3.22	2.47	11.00	9.24	ns
	-1	0.52	7.99	0.03	1.60	2.35	0.34	8.11	6.61	2.74	2.10	9.36	7.86	ns
4 mA	Std.	0.61	8.01	0.04	1.88	2.77	0.40	8.13	6.77	3.58	3.14	9.59	8.24	ns
	-1	0.52	6.81	0.03	1.60	2.35	0.34	6.91	5.76	3.05	2.67	8.16	7.01	ns
6 mA	Std.	0.61	7.51	0.04	1.88	2.77	0.40	7.62	6.59	3.66	3.32	9.09	8.05	ns
	-1	0.52	6.39	0.03	1.60	2.35	0.34	6.48	5.60	3.12	2.83	7.73	6.85	ns
8 mA	Std.	0.61	7.41	0.04	1.88	2.77	0.40	7.52	6.59	3.41	3.99	8.99	8.06	ns
	-1	0.52	6.30	0.03	1.60	2.35	0.34	6.40	5.61	2.90	3.40	7.64	6.85	ns
12 mA	Std.	0.61	7.41	0.04	1.88	2.77	0.40	7.52	6.59	3.41	3.99	8.99	8.06	ns
	-1	0.52	6.30	0.03	1.60	2.35	0.34	6.40	5.61	2.90	3.40	7.64	6.85	ns

Note: For specific junction temperature and voltage supply levels, refer to [Table 11](#), page 20 for derating values.

Table 107 • 1.5 V LVCMOS: High Slew Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, $V_{CC} = 1.425\text{ V}$, Worst-Case $V_{CCI} = 1.4\text{ V}$ Applicable to Pro I/Os for A3PE600L and A3PE3000L Only

Drive Strength	Speed Grade	Timing Parameters												Units
		t_{DOUT}	t_{DP}	t_{DIN}	t_{PY}	t_{PYS}	t_{EOUT}	t_{ZL}	t_{ZH}	t_{LZ}	t_{HZ}	t_{ZLS}	t_{ZHS}	
2 mA	Std.	0.61	3.78	0.04	1.88	2.77	0.40	3.82	3.43	3.21'	2.58	5.29	4.89	ns
	-1	0.52	3.21	0.03	1.60	2.35	0.34	3.25	2.92	2.73	2.20	4.50	4.16	ns
4 mA	Std.	0.61	3.20	0.04	1.88	2.77	0.40	3.23	2.79	3.57	3.25	4.70	4.25	ns
	-1	0.52	2.72	0.03	1.60	2.35	0.34	2.75	2.37	3.04	2.77	4.00	3.62	ns

Table 107 • 1.5 V LVCMOS: High Slew Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, $V_{CC} = 1.425\text{ V}$, Worst-Case $V_{CCI} = 1.4\text{ V}$ Applicable to Pro I/Os for A3PE600L and A3PE3000L Only (continued)

Drive Strength	Speed Grade	Timing Parameters												Units
		t_{DOUT}	t_{DP}	t_{DIN}	t_{PY}	t_{PYS}	t_{EOUT}	t_{ZL}	t_{ZH}	t_{LZ}	t_{HZ}	t_{ZLS}	t_{ZHS}	
6 mA	Std.	0.61	3.09	0.04	1.88	2.77	0.40	3.12	2.67	3.65	3.44	4.59	4.13	ns
	-1	0.52	2.63	0.03	1.60	2.35	0.34	2.65	2.27	3.11	2.93	3.90	3.52	ns
8 mA	Std.	0.61	3.05	0.04	1.88	2.77	0.40	3.09	2.52	3.77	4.14	4.55	3.98	ns
	-1	0.52	2.60	0.03	1.60	2.35	0.34	2.62	2.14	3.21	3.52	3.87	3.39	ns
12 mA	Std.	0.61	3.05	0.04	1.88	2.77	0.40	3.09	2.52	3.77	4.14	4.55	3.98	ns
	-1	0.52	2.60	0.03	1.60	2.35	0.34	2.62	2.14	3.21	3.52	3.87	3.39	ns

Note:

- Software default selection highlighted in gray.
- For specific junction temperature and voltage supply levels, refer to [Table 11](#), page 20 for derating values.

Table 108 • 1.5 V LVCMOS: Low Slew Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, Worst-Case $V_{CC} = 1.425\text{ V}$, Worst-Case $V_{CCI} = 1.4\text{ V}$ Applicable to Advanced I/O Banks

Drive Strength	Speed Grade	Timing Parameters												Units
		t_{DOUT}	t_{DP}	t_{DIN}	t_{PY}	t_{EOUT}	t_{ZL}	t_{ZH}	t_{LZ}	t_{HZ}	t_{ZLS}	t_{ZHS}		
2 mA	Std.	0.63	9.78	0.05	1.44	0.45	9.96	8.57	3.74	2.91	12.42	11.03	ns	
	-1	0.54	8.32	0.04	1.23	0.39	8.47	7.29	3.18	2.47	10.56	9.38	ns	
4 mA	Std.	0.63	8.44	0.05	1.44	0.45	8.60	7.59	4.12	3.60	11.06	10.05	ns	
	-1	0.54	7.18	0.04	1.23	0.39	7.32	6.46	3.51	3.06	9.41	8.55	ns	
6 mA	Std.	0.63	7.95	0.05	1.44	0.45	8.10	7.39	4.21	3.78	10.56	9.85	ns	
	-1	0.54	6.77	0.04	1.23	0.39	6.89	6.29	3.58	3.21	8.98	8.38	ns	
8 mA	Std.	0.63	7.84	0.05	1.44	0.45	7.98	7.47	4.35	4.45	10.44	9.92	ns	
	-1	0.54	6.67	0.04	1.23	0.39	6.79	6.35	3.70	3.79	8.88	8.44	ns	
12 mA	Std.	0.63	7.84	0.05	1.44	0.45	7.98	7.47	4.35	4.45	10.44	9.92	ns	
	-1	0.54	6.67	0.04	1.23	0.39	6.79	6.35	3.70	3.79	8.88	8.44	ns	

Note: For specific junction temperature and voltage supply levels, refer to [Table 12](#), page 20 for derating values.

Table 109 • 1.5 V LVCMOS: High Slew Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, Worst-Case $V_{CC} = 1.425\text{ V}$, Worst-Case $V_{CCI} = 1.4\text{ V}$ Applicable to Advanced I/O Banks

Drive Strength	Speed Grade	Timing Parameters												Units
		t_{DOUT}	t_{DP}	t_{DIN}	t_{PY}	t_{EOUT}	t_{ZL}	t_{ZH}	t_{LZ}	t_{HZ}	t_{ZLS}	t_{ZHS}		
2 mA	Std.	0.63	3.98	0.05	1.58	0.45	4.06	3.80	3.73	3.04	6.52	6.26	ns	
	-1	0.54	3.39	0.04	1.35	0.39	3.45	3.23	3.17	2.59	5.54	5.32	ns	
4 mA	Std.	0.63	3.47	0.05	1.58	0.45	3.53	3.15	4.11	3.74	5.99	5.61	ns	
	-1	0.54	2.95	0.04	1.35	0.39	3.01	2.68	3.50	3.18	5.10	4.77	ns	

Table 109 • 1.5 V LVCMOS: High Slew Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 1.4 V Applicable to Advanced I/O Banks (continued)

Drive Strength	Speed Grade												Units
		t_{DOUT}	t_{DP}	t_{DIN}	t_{PY}	t_{EOUT}	t_{ZL}	t_{ZH}	t_{LZ}	t_{HZ}	t_{ZLS}	t_{ZHS}	
6 mA	Std.	0.63	3.37	0.05	1.58	0.45	3.43	3.02	4.20	3.92	5.89	5.48	ns
	-1	0.54	2.87	0.04	1.35	0.39	2.92	2.57	3.57	3.33	5.01	4.66	ns
8 mA	Std.	0.63	3.35	0.05	1.58	0.45	3.41	2.88	4.34	4.62	5.87	5.34	ns
	-1	0.54	2.85	0.04	1.35	0.39	2.90	2.45	3.69	3.93	4.99	4.55	ns
12 mA	Std.	0.63	3.35	0.05	1.58	0.45	3.41	2.88	4.34	4.62	5.87	5.34	ns
	-1	0.54	2.85	0.04	1.35	0.39	2.90	2.45	3.69	3.93	4.99	4.55	ns

Note:

- Software default selection highlighted in gray.
- For specific junction temperature and voltage supply levels, refer to [Table 12](#), page 20 for derating values.

Table 110 • 1.5 V LVCMOS: Low Slew Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 1.4 V Applicable to Standard Plus I/O Banks

Drive Strength	Speed Grade												Units
		t_{DOUT}	t_{DP}	t_{DIN}	t_{PY}	t_{EOUT}	t_{ZL}	t_{ZH}	t_{LZ}	t_{HZ}	t_{ZLS}	t_{ZHS}	
2 mA	Std.	0.63	8.94	0.05	1.43	0.45	9.11	7.80	2.99	2.67	11.57	10.26	ns
	-1	0.54	7.61	0.04	1.21	0.39	7.75	6.64	2.54	2.27	9.84	8.73	ns
4 mA	Std.	0.63	7.68	0.05	1.43	0.45	7.83	6.91	3.34	3.30	10.29	9.37	ns
	-1	0.54	6.54	0.04	1.21	0.39	6.66	5.88	2.84	2.80	8.75	7.97	ns

Note: For specific junction temperature and voltage supply levels, refer to [Table 12](#), page 20 for derating values.

Table 111 • 1.5 V LVCMOS: High Slew Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 1.4 V Applicable to Standard Plus I/O Banks

Drive Strength	Speed Grade												Units
		t_{DOUT}	t_{DP}	t_{DIN}	t_{PY}	t_{EOUT}	t_{ZL}	t_{ZH}	t_{LZ}	t_{HZ}	t_{ZLS}	t_{ZHS}	
2 mA	Std.	0.63	3.55	0.05	1.56	0.45	3.61	3.22	2.98	2.80	6.07	5.68	ns
	-1	0.54	3.02	0.04	1.33	0.39	3.07	2.74	2.54	2.39	5.16	4.83	ns
4 mA	Std.	0.63	3.09	0.05	1.56	0.45	3.14	2.62	3.34	3.44	5.60	5.08	ns
	-1	0.54	2.62	0.04	1.33	0.39	2.67	2.23	2.84	2.93	4.77	4.32	ns

Note:

- Software default selection highlighted in gray.
- For specific junction temperature and voltage supply levels, refer to [Table 12](#), page 20 for derating values.

3.1.5.14 1.2 V LVCMOS (JESD8-12A)

Low-Voltage CMOS for 1.2 V complies with the LVCMOS standard JESD8-12A for general purpose 1.2 V applications. It uses a 1.2 V input buffer and a push-pull output buffer.

Table 112 • Minimum and Maximum DC Input and Output Levels Applicable to Pro I/O Banks for A3PE600L and A3PE3000L Only

1.2 V LVCMOS ¹ VIL		VIH		VOL		VOH		IO _L	IO _H	IOS _H	IOS _L	IIL ²	IIH ³
Drive Strength	Min. V	Max. V	Min. V	Max. V	Max. V	Min. V	Max. V	mA	mA	mA	mA	μA ⁵	μA ⁵
2 mA	-0.3	0.35 * VCCI	0.65 * VCCI	3.6	0.25 * VCCI	0.75 * VCCI	2	2	TBD	TBD	TBD	15	15

1. Applicable to A3PE600L and A3PE3000L devices only.
2. IIL is the input leakage current per I/O pin over recommended operation conditions where $-0.3 \text{ V} < V_{IN} < V_{IL}$.
3. IIH is the input leakage current per I/O pin over recommended operating conditions $V_{IH} < V_{IN} < V_{CCI}$. Input current is larger when operating outside recommended ranges.
4. Currents are measured at 100 °C junction temperature and maximum voltage.
5. Currents are measured at 125 °C junction temperature.

Note: Software default selection highlighted in gray.

Figure 17 • AC Loading




Table 113 • AC Waveforms, Measuring Points, and Capacitive Loads

Input Low (V)	Input High (V)	Measuring Point ¹ (V)	VREF (Typ) (V)	C _{LOAD} (pF)
0	1.2	0.6		5

1. Measuring point = V_{trip} . See Table 34, page 38 for a complete table of trip points.

3.1.5.15 Timing Characteristics

3.1.5.15.1 1.2 V DC Core Voltage

Table 114 • 1.2 V LVCMOS: Low Slew Military-Case Conditions: $T_J = 125 \text{ °C}$, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 1.4 V Applicable to Pro I/O Banks for A3PE600L and A3PE3000L Only

Drive Strength	Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{PYS}	t _{EOUT}	t _{ZL}	t _{ZH}	t _{LZ}	t _{HZ}	t _{ZLS}	t _{ZHS}	Units
2 mA	Std.	0.80	12.61	0.05	2.65	3.75	0.52	12.10	9.50	5.11	4.66	14.31	11.71	ns
	-1	0.68	10.72	0.05	2.25	3.19	0.44	10.30	8.08	4.35	3.97	12.17	9.96	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 11, page 20 for derating values.

Table 115 • 1.2 V LVCMOS: High Slew Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, Worst-Case $V_{CC} = 1.14\text{ V}$, Worst-Case $V_{CCI} = 1.4\text{ V}$ Applicable to Pro I/O Banks for A3PE600L and A3PE3000L Only

Drive Strength	Speed Grade	t_{DOUT}	t_{DP}	t_{DIN}	t_{PY}	t_{PYS}	t_{EOUT}	t_{ZL}	t_{ZH}	t_{LZ}	t_{HZ}	t_{ZLS}	t_{ZHS}	Units
2 mA	Std.	0.80	5.16	0.05	2.65	3.75	0.52	4.98	4.39	5.10	4.81	7.19	6.60	ns
	-1	0.68	4.39	0.05	2.25	3.19	0.44	4.24	3.74	4.34	4.09	6.11	5.61	ns

Note:

- Software default selection highlighted in gray.
- For specific junction temperature and voltage supply levels, refer to [Table 11](#), page 20 for derating values.


3.1.5.16 1.2 V LVCMOS Wide Range

Table 116 • Minimum and Maximum DC Input and Output Levels Applicable to Pro I/O Banks for A3PE600L and A3PE3000L Operating at 1.2 V Core Voltage

1.2 V LVCMOS Wide Range ¹	Equiv. Software Default Drive	V_{IL}		V_{IH}	V_{OL}		V_{OH}	I_{OL}	I_{OH}	I_{OSH}	I_{OSL}	I_{IL} ³	I_{IH} ⁴
Drive Strength	Strength Option ²	Min. V	Max. V	Min. V	Max. V	Max. V	Min. V	μA	μA	mA ⁵	mA ⁵	μA ⁶	μA ⁶
100 μA	2 mA	-0.3	0.3 * V_{CCI}	0.7 * V_{CCI}	3.6	0.25 * V_{CCI}	0.75 * V_{CCI}	100	100	TBD	TBD	15	15

1. Applicable to A3PE600L and A3PE3000L devices only.
2. Note that 1.2 V LVCMOS wide range is applicable to 100 μA drive strength only. The configuration will not operate at the equivalent software default drive strength. These values are for normal ranges only.
3. I_{IL} is the input leakage current per I/O pin over recommended operation conditions where $-0.3\text{ V} < V_{IN} < V_{IL}$.
4. I_{IH} is the input leakage current per I/O pin over recommended operating conditions $V_{IH} < V_{IN} < V_{CCI}$. Input current is larger when operating outside recommended ranges.
5. Currents are measured at 100 $^\circ\text{C}$ junction temperature and maximum voltage.
6. Currents are measured at 125 $^\circ\text{C}$ junction temperature.

Note: Software default selection highlighted in gray.

Figure 18 • AC Loading

Table 117 • AC Waveforms, Measuring Points, and Capacitive Loads

Input Low (V)	Input High (V)	Measuring Point ¹ (V)	V_{REF} (Typ) (V)	C_{LOAD} (pF)
0	1.2	0.6		5

1. Measuring point = V_{trip} . See [Table 34](#), page 38 for a complete table of trip points.

3.1.5.17 Timing Characteristics

Table 118 • 1.2 V LVCMOS Wide Range Low Slew Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 1.4 V Applicable to Pro I/O Banks for A3PE600L and A3PE3000L Only

Drive Strength	Speed Grade	Timing Parameters													Units
		t_{DOUT}	t_{DP}	t_{DIN}	t_{PY}	t_{PYS}	t_{EOUT}	t_{ZL}	t_{ZH}	t_{LZ}	t_{HZ}	t_{ZLS}	t_{ZHS}		
100 μA	Std.	0.80	12.61	0.05	2.65	3.75	0.52	12.10	9.50	5.11	4.66	14.31	11.71	ns	
	-1	0.68	10.72	0.05	2.25	3.19	0.44	10.30	8.08	4.35	3.97	12.17	9.96	ns	

Note: For specific junction temperature and voltage supply levels, refer to Table 11, page 20 for derating values.

Table 119 • 1.2 V LVCMOS Wide Range High Slew Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 1.4 V Applicable to Pro I/O Banks for A3PE600L and A3PE3000L Only

Drive Strength	Speed Grade	Timing Parameters													Units
		t_{DOU}	t_{DP}	t_{DIN}	t_{PY}	t_{PYS}	t_{EOUT}	t_{ZL}	t_{ZH}	t_{LZ}	t_{HZ}	t_{ZLS}	t_{ZHS}		
100 μA	Std.	0.80	5.16	0.05	2.65	3.75	0.52	4.98	4.39	5.10	4.81	7.19	6.60	ns	
	-1	0.68	4.39	0.05	2.25	3.19	0.44	4.24	3.74	4.34	4.09	6.11	5.61	ns	

Note:

- Software default selection highlighted in gray.
- For specific junction temperature and voltage supply levels, refer to Table 6 on page III-XVII for derating values.

3.1.5.18 3.3 V PCI, 3.3 V PCI-X

Peripheral Component Interface for 3.3 V standard specifies support for 33 MHz and 66 MHz PCI Bus applications.


Table 120 • Minimum and Maximum DC Input and Output Levels

3.3 V PCI/PCI-X	VIL		VIH		VOL	VOH	I_{OL}	I_{OH}	I_{OSL}	I_{OSH}	I_{IL}^1	I_{IH}^2
	Min.	Max.	Min.	Max.	Max.	Min.		Max.	Max.	Max.	μA^4	μA^4
Drive Strength	V	V	V	V	V	V	mA	mA	mA^3	mA^3		
Per PCI specification	Per PCI curves										15	15

1. I_{IL} is the input leakage current per I/O pin over recommended operation conditions where $-0.3\text{ V} < V_{IN} < V_{IL}$.
2. I_{IH} is the input leakage current per I/O pin over recommended operating conditions $V_{IH} < V_{IN} < V_{CCI}$. Input current is larger when operating outside recommended ranges.
3. Currents are measured at $100\text{ }^\circ\text{C}$ junction temperature and maximum voltage.
4. Currents are measured at $125\text{ }^\circ\text{C}$ junction temperature.

AC loadings are defined per the PCI/PCI-X specifications for the database; Microsemi loadings for enable path characterization are described in Figure 19, page 85.

Figure 19 • AC Loading



AC loadings are defined per PCI/PCI-X specifications for the datapath; Microsemi loading for tristate is described in Table 121, page 85.

Table 121 • AC Waveforms, Measuring Points, and Capacitive Loads

Input Low (V)	Input High (V)	Measuring Point ¹ (V)	VREF (Typ) (V)	C _{LOAD} (pF)
0	3.3	0.285 * VCCI for t _{DP(R)} 0.615 * VCCI for t _{DP(F)}		10

1. Measuring point = V_{trip}. See Table 34, page 38 for a complete table of trip points.

3.1.5.19 Timing Characteristics

3.1.5.19.1 1.2 V DC Core Voltage

Table 122 • 3.3 V PCI/PCI-X: Military-Case Conditions: T_J = 125 °C, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 3.0 V Applicable to Pro I/Os for A3PE600L and A3PE3000L Only

Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{PYS}	t _{EOUT}	t _{ZL}	t _{ZH}	t _{LZ}	t _{HZ}	t _{ZLS}	t _{ZHS}	Units
Std.	0.80	2.78	0.05	2.71	3.68	0.52	2.83	1.97	3.26	3.59	5.03	4.18	ns
-1	0.68	2.37	0.05	2.31	3.13	0.44	2.40	1.68	2.77	3.06	4.28	3.56	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 11, page 20 for derating values.

3.1.5.19.2 1.5 V DC Core Voltage

Table 123 • 3.3 V PCI/PCI-X: Military-Case Conditions: T_J = 125 °C, VCC = 1.425 V, Worst-Case VCCI = 3.0 V Applicable to Pro I/Os for A3PE600L and A3PE3000L Only

Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{PYS}	t _{EOUT}	t _{ZL}	t _{ZH}	t _{LZ}	t _{HZ}	t _{ZLS}	t _{ZHS}	Units
Std.	0.61	2.65	0.04	2.39	3.38	0.40	2.67	1.86	3.10	3.40	4.14	3.33	ns
-1	0.52	2.25	0.03	2.03	2.88	0.34	2.27	1.58	2.64	2.89	3.52	2.83	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 11, page 20 for derating values.

Table 124 • 3.3 V PCI/PCI-X: Military-Case Conditions: T_J = 125 °C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 3.0 V Applicable to Advanced I/O Banks

Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{EOUT}	t _{ZL}	t _{ZH}	t _{LZ}	t _{HZ}	t _{ZLS}	t _{ZHS}	Units
Std.	0.63	2.95	0.05	0.95	0.45	3.00	2.15	3.53	3.94	5.46	4.61	ns
-1	0.54	2.51	0.04	0.81	0.39	2.55	1.83	3.00	3.35	4.65	3.92	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 12, page 20 for derating values.

Table 125 • 3.3 V PCI/PCI-X: Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, Worst-Case $V_{CC} = 1.425\text{ V}$, Worst-Case $V_{CCI} = 3.0\text{ V}$ Applicable to Standard Plus I/O Banks

Speed Grade	t_{DOUT}	t_{DP}	t_{DIN}	t_{PY}	t_{EOUT}	t_{ZL}	t_{ZH}	t_{LZ}	t_{HZ}	t_{ZLS}	t_{ZHS}	Units
Std.	0.63	2.54	0.05	0.94	0.45	2.59	1.87	3.07	3.54	5.04	4.33	ns
-1	0.54	2.16	0.04	0.80	0.39	2.20	1.60	2.61	3.01	4.29	3.69	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 12, page 20 for derating values.

3.1.5.20 Voltage-Referenced I/O Characteristics


3.1.5.20.1 3.3 V GTL

Gunning Transceiver Logic is a high-speed bus standard (JESD8-3). It provides a differential amplifier input buffer and an open-drain output buffer. The V_{CCI} pin should be connected to 3.3 V.

Table 126 • Minimum and Maximum DC Input and Output Levels

3.3 V GTL Drive Strength	V_{IL}		V_{IH}		V_{OL}	V_{OH}	I_{OL}	I_{OH}	I_{OSL}	I_{OSH}	I_{IL}^1	I_{IH}^2
	Min. V	Max. V	Min. V	Max. V	Max. V	Min. V	mA	mA	Max. mA^3	Max. mA^3	μA^4	μA^4
20 mA^5	-0.3	$V_{REF} - 0.05$	$V_{REF} + 0.05$	3.6	0.4	-	20	20	268	181	15	15

- I_{IL} is the input leakage current per I/O pin over recommended operating conditions where $-0.3\text{ V} < V_{IN} < V_{IL}$.
- I_{IH} is the input leakage current per I/O pin over recommended operating conditions $V_{IH} < V_{IN} < V_{CCI}$. Input current is larger when operating outside recommended ranges.
- Currents are measured at $100\text{ }^\circ\text{C}$ junction temperature and maximum voltage.
- Currents are measured at $125\text{ }^\circ\text{C}$ junction temperature.
- Output drive strength is below JEDEC specification.

Figure 20 • AC Loading

Table 127 • AC Waveforms, Measuring Points, and Capacitive Loads

Input Low (V)	Input High (V)	Measuring Point ¹		V_{TT} (typ.) (V)	C_{LOAD} (pF)
		(V)	V_{REF} (typ.) (V)		
$V_{REF} - 0.05$	$V_{REF} + 0.05$	0.8	0.8	1.2	10

- Measuring point = V_{trip} . See Table 34, page 38 for a complete table of trip points.

3.1.5.20.2 Timing Characteristics

Table 128 • 3.3 V GTL: Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, Worst-Case $V_{CC} = 1.14\text{ V}$, Worst-Case $V_{CCI} = 3.0\text{ V}$, $V_{REF} = 0.8\text{ V}$ Applicable to Pro I/Os for A3PE600L and A3PE3000L Only

Speed Grade	t_{DOUT}	t_{DP}	t_{DIN}	t_{PY}	t_{EOUT}	t_{ZL}	t_{ZH}	t_{LZ}	t_{HZ}	t_{ZLS}	t_{ZHS}	Units
Std.	0.80	2.05	0.05	2.34	0.52	2.01	2.05			4.22	4.26	ns
-1	0.68	1.75	0.05	1.99	0.44	1.71	1.75			3.59	3.62	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 11, page 20 for derating values.

Table 129 • 3.3 V GTL: Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, $V_{CC} = 1.425\text{ V}$, Worst-Case $V_{CCI} = 3.0\text{ V}$, $V_{REF} = 0.8\text{ V}$ Applicable to Pro I/Os for A3PE600L and A3PE3000L Only

Speed Grade	t_{DOUT}	t_{DP}	t_{DIN}	t_{PY}	t_{EOUT}	t_{ZL}	t_{ZH}	t_{LZ}	t_{HZ}	t_{ZLS}	t_{ZHS}	Units
Std.	0.61	1.97	0.04	2.11	0.40	1.86	1.97			3.32	3.43	ns
-1	0.52	1.68	0.03	1.79	0.34	1.58	1.68			2.83	2.92	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 11, page 20 for derating values.

3.1.5.20.3 2.5 V GTL

Gunning Transceiver Logic is a high-speed bus standard (JESD8-3). It provides a differential amplifier input buffer and an open-drain output buffer. The V_{CCI} pin should be connected to 2.5 V.

Table 130 • Minimum and Maximum DC Input and Output Levels

2.5 V GTL	V_{IL}		V_{IH}		V_{OL}	V_{OH}	I_{OL}	I_{OH}	I_{OSL}	I_{OSH}	I_{IL}^1	I_{IH}^2
Drive Strength	Min. V	Max. V	Min. V	Max. V	Max. V	Min. V	mA	mA	Max. mA ³	Max. mA ³	μA^4	μA^4
20 mA ⁵	-0.3	$V_{REF} - 0.05$	$V_{REF} + 0.05$	3.6	0.4		20	20	169	124	15	15

- I_{IL} is the input leakage current per I/O pin over recommended operating conditions where $-0.3\text{ V} < V_{IN} < V_{IL}$.
- I_{IH} is the input leakage current per I/O pin over recommended operating conditions $V_{IH} < V_{IN} < V_{CCI}$. Input current is larger when operating outside recommended ranges.
- Currents are measured at $100\text{ }^\circ\text{C}$ junction temperature and maximum voltage.
- Currents are measured at $125\text{ }^\circ\text{C}$ junction temperature.
- Output drive strength is below JEDEC specification.

Figure 21 • AC Loading




Table 131 • AC Waveforms, Measuring Points, and Capacitive Loads

Input Low (V)	Input High (V)	Measuring Point ¹ (V)	V_{REF} (typ.) (V)	V_{TT} (typ.) (V)	C_{LOAD} (pF)
$V_{REF} - 0.05$	$V_{REF} + 0.05$	0.8	0.8	1.2	10

- Measuring point = V_{trip} . See Table 34, page 38 for a complete table of trip points.

3.1.5.20.4 Timing Characteristics

Table 132 • 2.5 V GTL: Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, Worst-Case $V_{CC} = 1.14\text{ V}$, Worst-Case $V_{CCI} = 3.0\text{ V}$, $V_{REF} = 0.8\text{ V}$ Applicable to Pro I/Os for A3PE600L and A3PE3000L Only

Speed Grade	t_{DOUT}	t_{DP}	t_{DIN}	t_{PY}	t_{EOUT}	t_{ZL}	t_{ZH}	t_{LZ}	t_{HZ}	t_{ZLS}	t_{ZHS}	Units
Std.	0.80	2.11	0.05	2.26	0.52	2.14	2.11			4.34	4.31	ns
-1	0.68	1.79	0.05	1.93	0.44	1.82	1.79			3.70	3.68	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 11, page 20 for derating values.

Table 133 • 2.5 V GTL: Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, $V_{CC} = 1.425\text{ V}$, Worst-Case $V_{CCI} = 3.0\text{ V}$, $V_{REF} = 0.8\text{ V}$ Applicable to Pro I/Os for A3PE600L and A3PE3000L Only

Speed Grade	t_{DOUT}	t_{DP}	t_{DIN}	t_{PY}	t_{EOUT}	t_{ZL}	t_{ZH}	t_{LZ}	t_{HZ}	t_{ZLS}	t_{ZHS}	Units
Std.	0.61	2.02	0.04	2.04	0.40	1.98	2.02			3.45	3.49	ns
-1	0.52	1.72	0.03	1.73	0.34	1.69	1.72			2.93	2.97	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 11, page 20 for derating values.

3.1.5.21 3.3 V GTL+

Gunning Transceiver Logic Plus is a high-speed bus standard (JESD8-3). It provides a differential amplifier input buffer and an open-drain output buffer. The V_{CCI} pin should be connected to 3.3 V.

Table 134 • Minimum and Maximum DC Input and Output Levels

3.3 V GTL+ Drive Strength	VIL		VIH		VOL	VOH	I_{OL}	I_{OH}	I_{OSL}	I_{OSH}	I_{IL}^1	I_{IH}^2
	Min. V	Max. V	Min. V	Max. V	Max. V	Min. V	mA	mA	mA ³	mA ³	μA^4	μA^4
35 mA	-0.3	$V_{REF} - 0.1$	$V_{REF} + 0.1$	3.6	0.6		35	35	268	181	15	15

- I_{IL} is the input leakage current per I/O pin over recommended operating conditions where $-0.3\text{ V} < V_{IN} < V_{IL}$.
- I_{IH} is the input leakage current per I/O pin over recommended operating conditions $V_{IH} < V_{IN} < V_{CCI}$. Input current is larger when operating outside recommended ranges.
- Currents are measured at $100\text{ }^\circ\text{C}$ junction temperature and maximum voltage.
- Currents are measured at $125\text{ }^\circ\text{C}$ junction temperature.

Figure 22 • AC Loading




Table 135 • AC Waveforms, Measuring Points, and Capacitive Loads

Input Low (V)	Input High (V)	Measuring Point ¹ (V)	VREF (typ.) (V)	VTT (typ.) (V)	C _{LOAD} (pF)
VREF – 0.1	VREF + 0.1	1.0	1.0	1.5	10

1. Measuring point = V_{trip}. See Table 34, page 38 for a complete table of trip points.

3.1.5.21.1 Timing Characteristics

Table 136 • 3.3 V GTL+: Military-Case Conditions: T_J = 125 °C, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 3.0 V, VREF = 1.0 V Applicable to Pro I/Os for A3PE600L and A3PE3000L Only

Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{EOUT}	t _{ZL}	t _{ZH}	t _{LZ}	t _{HZ}	t _{ZLS}	t _{ZHS}	Units
Std.	0.80	2.04	0.05	2.34	0.52	2.07	2.03			4.28	4.24	ns
–1	0.68	1.74	0.05	1.99	0.44	1.76	1.73			3.64	3.61	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 11, page 20 for derating values.

Table 137 • 3.3 V GTL+: Military-Case Conditions: T_J = 125 °C, VCC = 1.425 V, Worst-Case VCCI = 3.0 V, VREF = 1.0 V Applicable to Pro I/Os for A3PE600L and A3PE3000L Only

Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{EOUT}	t _{ZL}	t _{ZH}	t _{LZ}	t _{HZ}	t _{ZLS}	t _{ZHS}	Units
Std.	0.61	1.95	0.04	2.11	0.40	1.92	1.95			3.38	3.41	ns
–1	0.52	1.66	0.03	1.79	0.34	1.63	1.66			2.88	2.90	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 11, page 20 for derating values.


3.1.5.22 2.5 V GTL+

Gunning Transceiver Logic Plus is a high-speed bus standard (JESD8-3). It provides a differential amplifier input buffer and an open-drain output buffer. The V_{CCI} pin should be connected to 2.5 V.

Table 138 • Minimum and Maximum DC Input and Output Levels

2.5 V GTL+ Drive Strength	VIL		VIH		VOL	VOH	I _{OL}	I _{OH}	I _{OSL}	I _{OSH}	I _{IL} ¹	I _{IH} ²
	Min. V	Max. V	Min. V	Max. V	Max. V	Min. V	mA	mA	Max. mA ³	Max. mA ³	μA ⁴	μA ⁴
33 mA	–0.3	VREF – 0.1	VREF + 0.1	3.6	0.6		33	33	169	124	15	15

- I_{IL} is the input leakage current per I/O pin over recommended operating conditions where –0.3 V < V_{IN} < VIL.
- I_{IH} is the input leakage current per I/O pin over recommended operating conditions V_{IH} < V_{IN} < VCCI. Input current is larger when operating outside recommended ranges.
- Currents are measured at 100 °C junction temperature and maximum voltage.
- Currents are measured at 125 °C junction temperature.

Figure 23 • AC Loading

Table 139 • AC Waveforms, Measuring Points, and Capacitive Loads

Input Low (V)	Input High (V)	Measuring Point ¹		VTT (typ.) (V)	C _{LOAD} (pF)
		(V)	VREF (typ.) (V)		
VREF – 0.1	VREF + 0.1	1.0	1.0	1.5	10

1. Measuring point = V_{trip} . See Table 34, page 38 for a complete table of trip points.

3.1.5.22.1 Timing Characteristics

Table 140 • 2.5 V GTL+: Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 2.3 V, VREF = 1.0 V Applicable to Pro I/Os for A3PE600L and A3PE3000L Only

Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{EOUT}	t _{ZL}	t _{ZH}	t _{LZ}	t _{HZ}	t _{ZLS}	t _{ZHS}	Units
Std.	0.80	2.19	0.05	2.27	0.52	2.22	2.08			4.43	4.28	ns
–1	0.68	1.86	0.05	1.93	0.44	1.89	1.77			3.77	3.64	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 11, page 20 for derating values.

Table 141 • 2.5 V GTL+: Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, VCC = 1.425 V, Worst-Case VCCI = 2.3 V, VREF = 1.0 V Applicable to Pro I/Os for A3PE600L and A3PE3000L Only

Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{EOUT}	t _{ZL}	t _{ZH}	t _{LZ}	t _{HZ}	t _{ZLS}	t _{ZHS}	Units
Std.	0.61	2.05	0.04	2.04	0.40	2.07	1.99			3.53	3.46	ns
–1	0.52	1.75	0.03	1.73	0.34	1.76	1.69			3.00	2.94	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 11, page 20 for derating values.

3.1.5.23 HSTL Class I

High-Speed Transceiver Logic is a general-purpose high-speed 1.5 V bus standard (EIA/JESD8-6). Military ProASIC3E devices support Class I. This provides a differential amplifier input buffer and a push-pull output buffer.

Table 142 • Minimum and Maximum DC Input and Output Levels

HSTL Class I Drive Strength	VIL		VIH		VOL	VOH	IO _L	IO _H	IOS _L	IOS _H	I _{IL} ¹	I _{IH} ²
	Min. V	Max. V	Min. V	Max. V	Max. V	Min. V	m A	m A	Max. mA ³	Max. mA ³	μA ⁴	μA ⁴
8 mA	–0.3	VREF – 0.1	VREF + 0.1	3.6	0.4	VCCI – 0.4	8	8	32	39	15	15

1. I_{IL} is the input leakage current per I/O pin over recommended operating conditions where $-0.3\text{ V} < V_{IN} < V_{IL}$.

2. I_{IH} is the input leakage current per I/O pin over recommended operating conditions $V_{IH} < V_{IN} < V_{CCI}$. Input current is larger when operating outside recommended ranges.
3. Currents are measured at 100 °C junction temperature and maximum voltage.
4. Currents are measured at 125 °C junction temperature.

Figure 24 • AC Loading




Table 143 • AC Waveforms, Measuring Points, and Capacitive Loads

Input Low (V)	Input High (V)	Measuring Point ¹ (V)	VREF (typ.) (V)	VTT (typ.) (V)	C _{LOAD} (pF)
VREF – 0.1	VREF + 0.1	0.75	0.75	0.75	20

1. Measuring point = V_{trip} . See Table 34, page 38 for a complete table of trip points.

3.1.5.23.1 Timing Characteristics

Table 144 • HSTL Class I: Military-Case Conditions: $T_J = 125\text{ °C}$, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 1.4 V, VREF = 0.75 V Applicable to Pro I/Os for A3PE600L and A3PE3000L Only

Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{EOUT}	t _{ZL}	t _{ZH}	t _{LZ}	t _{HZ}	t _{ZLS}	t _{ZHS}	Units
Std.	0.80	3.15	0.05	2.76	0.52	3.20	3.11			5.41	5.32	ns
–1	0.68	2.68	0.05	2.34	0.44	2.73	2.65			4.60	4.52	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 11, page 20 for derating values.

Table 145 • HSTL Class I: Military-Case Conditions: $T_J = 125\text{ °C}$, VCC = 1.425 V, Worst-Case VCCI = 1.4 V, VREF = 0.75 V Applicable to Pro I/Os for A3PE600L and A3PE3000L Only

Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{EOUT}	t _{ZL}	t _{ZH}	t _{LZ}	t _{HZ}	t _{ZLS}	t _{ZHS}	Units
Std.	0.61	3.02	0.04	2.52	0.40	3.05	3.00			4.51	4.46	ns
–1	0.52	2.57	0.03	2.14	0.34	2.59	2.55			3.84	3.79	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 11, page 20 for derating values.

3.1.5.24 HSTL Class II

High-Speed Transceiver Logic is a general-purpose high-speed 1.5 V bus standard (EIA/JESD8-6). Military ProASIC3E devices support Class II. This provides a differential amplifier input buffer and a push-pull output buffer.

Table 146 • Minimum and Maximum DC Input and Output Levels

HSTL Class II	VIL		VIH		VOL	VOH	IOL	IOH	IOSL	IOSH	IIL ¹	IIH ²
	Min. V	Max. V	Min. V	Max. V	Max. V	Min. V	m A	m A	Max. mA ³	Max. mA ³	μA ⁴	μA ⁴
15 mA ⁵	-0.3	VREF - 0.1	VREF + 0.1	3.6	0.4	VCCI - 0.4	15	15	66	55	15	15

1. I_{IL} is the input leakage current per I/O pin over recommended operating conditions where -0.3 V < V_{IN} < V_{IL}.
2. I_{IH} is the input leakage current per I/O pin over recommended operating conditions V_{IH} < V_{IN} < V_{CCI}. Input current is larger when operating outside recommended ranges.
3. Currents are measured at 100 °C junction temperature and maximum voltage.
4. Currents are measured at 125 °C junction temperature.
5. Output drive strength is below JEDEC specification.

Figure 25 • AC Loading




Table 147 • AC Waveforms, Measuring Points, and Capacitive Loads

Input Low (V)	Input High (V)	Measuring Point ¹		VTT (typ.) (V)	C _{LOAD} (pF)
		(V)	VREF (typ.) (V)		
VREF - 0.1	VREF + 0.1	0.75	0.75	0.75	20

1. Measuring point = V_{trip}. See Table 34, page 38 for a complete table of trip points.

3.1.5.24.1 Timing Characteristics

Table 148 • HSTL Class II Military-Case Conditions: T_J = 125 °C, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 1.4 V, VREF = 0.75 V Applicable to Pro I/Os for A3PE600L and A3PE3000L Only

Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{EOUT}	t _{ZL}	t _{ZH}	t _{LZ}	t _{HZ}	t _{ZLS}	t _{ZHS}	Units
Std.	0.80	3.00	0.05	2.76	0.52	3.05	2.69			5.25	4.89	ns
-1	0.68	2.55	0.05	2.34	0.44	2.59	2.28			4.47	4.16	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 11, page 20 for derating values.

Table 149 • HSTL Class II Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, $V_{CC} = 1.425\text{ V}$, Worst-Case $V_{CCI} = 1.4\text{ V}$, $V_{REF} = 0.75\text{ V}$ Applicable to Pro I/Os for A3PE600L and A3PE3000L Only

Speed Grade	t_{DOUT}	t_{DP}	t_{DIN}	t_{PY}	t_{EOUT}	t_{ZL}	t_{ZH}	t_{LZ}	t_{HZ}	t_{ZLS}	t_{ZHS}	Units
Std.	0.61	2.86	0.04	2.52	0.40	2.89	2.57			4.36	4.04	ns
-1	0.52	2.44	0.03	2.14	0.34	2.46	2.19			3.71	3.43	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 11, page 20 for derating values.

3.1.5.25 SSTL2 Class I

Stub-Speed Terminated Logic for 2.5 V memory bus standard (JESD8-9). Military ProASIC3E devices support Class I. This provides a differential amplifier input buffer and a push-pull output buffer.

Table 150 • Minimum and Maximum DC Input and Output Levels

SSTL2 Class I Drive Strength	VIL		VIH		VOL	VOH	I_{OL}	I_{OH}	I_{OSL}	I_{OSH}	I_{IL}^1	I_{IH}^2
	Min. V	Max. V	Min. V	Max. V	Max. V	Min. V	m A	m A	Max. mA ³	Max. mA ³	μA^4	μA^4
15 mA	-0.3	$V_{REF} - 0.2$	$V_{REF} + 0.2$	3.6	0.54	$V_{CCI} - 0.62$	15	15	83	87	15	15

- I_{IL} is the input leakage current per I/O pin over recommended operating conditions where $-0.3\text{ V} < V_{IN} < V_{IL}$.
- I_{IH} is the input leakage current per I/O pin over recommended operating conditions $V_{IH} < V_{IN} < V_{CCI}$. Input current is larger when operating outside recommended ranges.
- Currents are measured at $100\text{ }^\circ\text{C}$ junction temperature and maximum voltage.
- Currents are measured at $125\text{ }^\circ\text{C}$ junction temperature.

Figure 26 • AC Loading




Table 151 • AC Waveforms, Measuring Points, and Capacitive Loads

Input Low (V)	Input High (V)	Measuring Point ¹ (V)		VTT (typ.) (V)	C_{LOAD} (pF)
$V_{REF} - 0.2$	$V_{REF} + 0.2$	1.25	V_{REF} (typ.)	1.25	30

- Measuring point = V_{trip} . See Table 34, page 38 for a complete table of trip points.

3.1.5.25.1 Timing Characteristics

Table 152 • SSTL2 Class I: Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, Worst-Case $V_{CC} = 1.14\text{ V}$, Worst-Case $V_{CCI} = 2.3\text{ V}$, $V_{REF} = 1.25\text{ V}$ Applicable to Pro I/Os for A3PE600L and A3PE3000L Only

Speed Grade	t_{DOUT}	t_{DP}	t_{DIN}	t_{PY}	t_{EOUT}	t_{ZL}	t_{ZH}	t_{LZ}	t_{HZ}	t_{ZLS}	t_{ZHS}	Units
Std.	0.80	2.11	0.05	2.09	0.52	2.14	1.83			2.14	1.83	ns
-1	0.68	1.80	0.05	1.78	0.44	1.82	1.55			1.82	1.55	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 11, page 20 for derating values.

Table 153 • SSTL2 Class I Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, $V_{CC} = 1.425\text{ V}$, Worst-Case $V_{CCI} = 2.3\text{ V}$, $V_{REF} = 1.25\text{ V}$ Applicable to Pro I/Os for A3PE600L and A3PE3000L Only

Speed Grade	t_{DOUT}	t_{DP}	t_{DIN}	t_{PY}	t_{EOUT}	t_{ZL}	t_{ZH}	t_{LZ}	t_{HZ}	t_{ZLS}	t_{ZHS}	Units
Std.	0.61	1.98	0.04	1.85	0.40	1.99	1.71			1.99	1.71	ns
-1	0.52	1.68	0.03	1.58	0.34	1.69	1.46			1.69	1.46	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 11, page 20 for derating values.

3.1.5.26 SSTL2 Class II

Stub-Speed Terminated Logic for 2.5 V memory bus standard (JESD8-9). Military ProASIC3E devices support Class II. This provides a differential amplifier input buffer and a push-pull output buffer.

Table 154 • Minimum and Maximum DC Input and Output Levels

SSTL2 Class II	V_{IL}		V_{IH}		V_{OL}	V_{OH}	I_{OL}	I_{OH}	I_{OSL}	I_{OSH}	I_{IL}^1	I_{IH}^2
Drive Strength	Min. V	Max. V	Min. V	Max. V	Max. V	Min. V	m A	m A	Max. mA ³	Max. mA ³	μA^4	μA^4
18 mA	-0.3	$V_{REF} - 0.2$	$V_{REF} + 0.2$	3.6	0.35	$V_{CCI} - 0.43$	18	18	169	124	15	15

- I_{IL} is the input leakage current per I/O pin over recommended operating conditions where $-0.3\text{ V} < V_{IN} < V_{IL}$.
- I_{IH} is the input leakage current per I/O pin over recommended operating conditions $V_{IH} < V_{IN} < V_{CCI}$. Input current is larger when operating outside recommended ranges.
- Currents are measured at $100\text{ }^\circ\text{C}$ junction temperature and maximum voltage.
- Currents are measured at $125\text{ }^\circ\text{C}$ junction temperature.

Figure 27 • AC Loading




Table 155 • AC Waveforms, Measuring Points, and Capacitive Loads

Input Low (V)	Input High (V)	Measuring Point ¹		VTT (typ.) (V)	C _{LOAD} (pF)
		(V)	VREF (typ.) (V)		
VREF – 0.2	VREF + 0.2	1.25	1.25	1.25	30

1. Measuring point = V_{trip}. See Table 34, page 38 for a complete table of trip points.

3.1.5.26.1 Timing Characteristics

Table 156 • SSTL2 Class II Military-Case Conditions: T_J = 125 °C, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 2.3 V, VREF = 1.25 V Applicable to Pro I/Os for A3PE600L and A3PE3000L Only

Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{EOUT}	t _{ZL}	t _{ZH}	t _{LZ}	t _{HZ}	t _{ZLS}	t _{ZHS}	Units
Std.	0.80	2.15	0.05	2.09	0.52	2.18	1.75			2.18	1.75	ns
–1	0.68	1.83	0.05	1.78	0.44	1.86	1.49			1.86	1.49	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 11, page 20 for derating values.

Table 157 • SSTL2 Class II Military-Case Conditions: T_J = 125 °C, VCC = 1.425 V, Worst-Case VCCI = 2.3 V, VREF = 1.25 V Applicable to Pro I/Os for A3PE600L and A3PE3000L Only

Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{EOUT}	t _{ZL}	t _{ZH}	t _{LZ}	t _{HZ}	t _{ZLS}	t _{ZHS}	Units
Std.	0.61	2.02	0.04	1.85	0.40	2.03	1.64			2.03	1.64	ns
–1	0.52	1.72	0.03	1.58	0.34	1.73	1.39			1.73	1.39	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 11, page 20 for derating values.


3.1.5.27 SSTL3 Class I

Stub-Speed Terminated Logic for 3.3 V memory bus standard (JESD8-8). Military ProASIC3E devices support Class I. This provides a differential amplifier input buffer and a push-pull output buffer.

Table 158 • Minimum and Maximum DC Input and Output Levels

SSTL3 Class I	VIL		VIH		VOL	VOH	IOL	IOH	IOSL	IOSH	IIL ¹	IIH ²
Drive Strength	Min. V	Max. V	Min. V	Max. V	Max. V	Min. V	m A	m A	Max. mA ³	Max. mA ³	μA ⁴	μA ⁴
14 mA	–0.3	VREF – 0.2	VREF + 0.2	3.6	0.7	VCCI – 1.1	14	14	51	54	15	15

- I_{IL} is the input leakage current per I/O pin over recommended operating conditions where –0.3 V < V_{IN} < V_{IL}.
- I_{IH} is the input leakage current per I/O pin over recommended operating conditions V_{IH} < V_{IN} < V_{CCI}. Input current is larger when operating outside recommended ranges.
- Currents are measured at 100 °C junction temperature and maximum voltage.
- Currents are measured at 125 °C junction temperature.

Figure 28 • AC Loading

Table 159 • AC Waveforms, Measuring Points, and Capacitive Loads

Input Low (V)	Input High (V)	Measuring Point ¹ (V)	VREF (typ.) (V)	VTT (typ.) (V)	C _{LOAD} (pF)
VREF – 0.2	VREF + 0.2	1.5	1.5	1.485	30

1. Measuring point = V_{trip}. See Table 34, page 38 for a complete table of trip points.

3.1.5.27.1 Timing Characteristics

Table 160 • SSTL3 Class I: Military-Case Conditions: T_J = 125°C, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 3.0 V, VREF = 1.5 V Applicable to Pro I/Os for A3PE600L and A3PE3000L Only

Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{EOUT}	t _{ZL}	t _{ZH}	t _{LZ}	t _{HZ}	t _{ZLS}	t _{ZHS}	Units
Std.	0.80	2.29	0.05	2.00	0.52	2.32	1.82			2.32	1.82	ns
–1	0.68	1.95	0.05	1.71	0.44	1.98	1.55			1.98	1.55	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 11, page 20 for derating values.

Table 161 • SSTL3 Class I: Military-Case Conditions: T_J = 125 °C, VCC = 1.425 V, Worst-Case VCCI = 3.0 V, VREF = 1.5 V Applicable to Pro I/Os for A3PE600L and A3PE3000L Only

Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{EOUT}	t _{ZL}	t _{ZH}	t _{LZ}	t _{HZ}	t _{ZLS}	t _{ZHS}	Units
Std.	0.61	2.15	0.04	1.77	0.40	2.17	1.70			2.17	1.70	ns
–1	0.52	1.83	0.03	1.51	0.34	1.84	1.45			1.84	1.45	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 11, page 20 for derating values.

3.1.5.28 SSTL3 Class II

Stub-Speed Terminated Logic for 3.3 V memory bus standard (JESD8-8). Military ProASIC3E devices support Class II. This provides a differential amplifier input buffer and a push-pull output buffer.

Table 162 • Minimum and Maximum DC Input and Output Levels

SSTL3 Class II Drive Strength	VIL		VIH		VOL		VOH		I _{OL}	I _{OH}	I _{OSL}	I _{OSH}	I _{IL}	I _{IH}
	Min. V	Max. V	Min. V	Max. V	Max. V	Min. V	Max. V	m A	m A	Max. mA ¹	Max. mA ¹	μA ²	μA ²	
21 mA	–0.3	VREF – 0.2	VREF + 0.2	3.6	0.5	VCCI – 0.9		21	21	103	109	15	15	

1. Currents are measured at 100 °C junction temperature and maximum voltage.
2. Currents are measured at 125 °C junction temperature.

Figure 29 • AC Loading




Table 163 • AC Waveforms, Measuring Points, and Capacitive Loads

Input Low (V)	Input High (V)	Measuring Point ¹ (V)	VREF (typ.) (V)	VTT (typ.) (V)	C _{LOAD} (pF)
VREF – 0.2	VREF + 0.2	1.5	1.5	1.485	30

1. Measuring point = V_{trip} . See Table 34, page 38 for a complete table of trip points.

3.1.5.28.1 Timing Characteristics

Table 164 • SSTL3 Class II: Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 3.0 V, VREF = 1.5 V Applicable to Pro I/Os for A3PE600L and A3PE3000L Only

Speed Grade	t_{DOUT}	t_{DP}	t_{DIN}	t_{PY}	t_{EOUT}	t_{ZL}	t_{ZH}	t_{LZ}	t_{HZ}	t_{ZLS}	t_{ZHS}	Units
Std.	0.80	2.05	0.05	2.00	0.52	2.08	1.65			2.08	1.65	ns
–1	0.68	1.75	0.05	1.71	0.44	1.77	1.41			1.77	1.41	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 11, page 20 for derating values.

Table 165 • SSTL3 Class II: Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, VCC = 1.425 V, Worst-Case VCCI = 3.0 V, VREF = 1.5 V Applicable to Pro I/Os for A3PE600L and A3PE3000L Only

Speed Grade	t_{DOUT}	t_{DP}	t_{DIN}	t_{PY}	t_{EOUT}	t_{ZL}	t_{ZH}	t_{LZ}	t_{HZ}	t_{ZLS}	t_{ZHS}	Units
Std.	0.61	1.91	0.04	1.77	0.40	1.92	1.54			1.92	1.54	ns
–1	0.52	1.63	0.03	1.51	0.34	1.64	1.31			1.64	1.31	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 11, page 20 for derating values.

3.1.6 Differential I/O Characteristics

3.1.6.1 Physical Implementation

Configuration of the I/O modules as a differential pair is handled by Designer software when the user instantiates a differential I/O macro in the design.

Differential I/Os can also be used in conjunction with the embedded Input Register (InReg), Output Register (OutReg), Enable Register (EnReg), and Double Data Rate (DDR). However, there is no support for bidirectional I/Os or tristates with the LVPECL standards.

3.1.6.2 LVDS

Low-Voltage Differential Signaling (ANSI/TIA/EIA-644) is a high-speed, differential I/O standard. It requires that one data bit be carried through two signal lines, so two pins are needed. It also requires external resistor termination.

The full implementation of the LVDS transmitter and receiver is shown in an example in [Figure 20](#), page 86. The building blocks of the LVDS transmitter-receiver are one transmitter macro, one receiver macro, three board resistors at the transmitter end, and one resistor at the receiver end. The values for the three driver resistors are different from those used in the LVPECL implementation because the output standard specifications are different.

Along with LVDS I/O, military ProASIC3 also supports Bus LVDS structure and Multipoint LVDS (M-LVDS) configuration (up to 40 nodes).

Figure 30 • LVDS Circuit Diagram and Board-Level Implementation




Table 166 • Minimum and Maximum DC Input and Output Levels

DC Parameter	Description	Min.	Typ.	Max.	Units
VCCI	Supply Voltage	2.375	2.5	2.625	V
VOL	Output Low Voltage	0.9	1.075	1.25	V
VOH	Output High Voltage	1.25	1.425	1.6	V
IOL ¹	Output Lower Current	0.65	0.91	1.16	mA
IOH ¹	Output High Current	0.65	0.91	1.16	mA
VI	Input Voltage	0		2.925	V
IIH ^{2,3}	Input High Leakage Current			10	μA
IIL ^{2,4}	Input Low Leakage Current			10	μA
VODIFF	Differential Output Voltage	250	350	450	mV
VOCM	Output Common Mode Voltage	1.125	1.25	1.375	V
VICM	Input Common Mode Voltage	0.05	1.25	2.35	V
VIDIFF	Input Differential Voltage	100	350		mV

1. IOL/IOH is defined by VODIFF/(Resistor Network).
2. Currents are measured at 125 °C junction temperature.
3. IIH is the input leakage current per IO pin over recommended operating conditions VIH < VIN < VCCI. Input current is larger when operating outside recommended ranges.
4. IIL is the input leakage current per I/O pin over recommended operation conditions where -0.3 V < VIN < VIL.

Table 167 • AC Waveforms, Measuring Points, and Capacitive Loads

Input Low (V)	Input High (V)	Measuring Point ¹ (V)
1.075	1.325	Cross point

1. Measuring point = V_{trip} . See Table 34, page 38 for a complete table of trip points.

3.1.6.3 Timing Characteristics

3.1.6.3.1 1.2 V DC Core Voltage

Table 168 • LVDS: Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 2.3 V Applicable to Pro I/Os for A3PE600L and A3PE3000L Only

Speed Grade	t_{DOUT}	t_{DP}	t_{DIN}	t_{PY}	Units
Std.	0.80	1.87	0.05	2.48	ns
-1	0.68	1.59	0.05	2.11	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 11, page 20 for derating values.

3.1.6.3.2 1.5 V DC Core Voltage

Table 169 • LVDS: Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, VCC = 1.425 V, Worst-Case VCCI = 2.3 V Applicable to Pro I/Os for A3PE600L and A3PE3000L Only

Speed Grade	t_{DOUT}	t_{DP}	t_{DIN}	t_{PY}	Units
Std.	0.61	1.75	0.04	2.18	ns
-1	0.52	1.48	0.03	1.86	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 11, page 20 for derating values.

Table 170 • LVDS: Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 2.3 V Applicable to Advanced I/O Banks for A3P250 and A3P1000 Only

Speed Grade	t_{DOUT}	t_{DP}	t_{DIN}	t_{PY}	Units
Std.	0.63	2.07	0.05	1.82	ns
-1	0.54	1.76	0.04	1.55	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 12, page 20 for derating values.


3.1.6.4 B-LVDS/M-LVDS

Bus LVDS (B-LVDS) and Multipoint LVDS (M-LVDS) specifications extend the existing LVDS standard to high-performance multipoint bus applications. Multidrop and multipoint bus configurations may contain any combination of drivers, receivers, and transceivers. Microsemi LVDS drivers provide the higher drive current required by B-LVDS and M-LVDS to accommodate the loading. The drivers require series terminations for better signal quality and to control voltage swing. Termination is also required at both ends of the bus since the driver can be located anywhere on the bus. These configurations can be implemented using the TRIBUF_LVDS and BIBUF_LVDS macros along with appropriate terminations. Multipoint designs using Microsemi LVDS macros can achieve up to 200 MHz with a maximum of 20 loads. A sample application is given in Figure 21, page 87. The input and output buffer delays are

available in the LVDS section in Table 166, page 98.

Example: For a bus consisting of 20 equidistant loads, the following terminations provide the required differential voltage, in worst-case Industrial operating conditions, at the farthest receiver: $R_S = 60 \Omega$ and $R_T = 70 \Omega$, given $Z_0 = 50 \Omega$ (2") and $Z_{stub} = 50 \Omega$ (~1.5").

Figure 31 • B-LVDS/M-LVDS Multipoint Application Using LVDS I/O Buffers



3.1.6.5 LVPECL

Low-Voltage Positive Emitter-Coupled Logic (LVPECL) is another differential I/O standard. It requires that one data bit be carried through two signal lines. Like LVDS, two pins are needed. It also requires external resistor termination.

The full implementation of the LVDS transmitter and receiver is shown in an example in Figure 22, page 88. The building blocks of the LVPECL transmitter-receiver are one transmitter macro, one receiver macro, three board resistors at the transmitter end, and one resistor at the receiver end. The values for the three driver resistors are different from those used in the LVDS implementation because the output standard specifications are different.

Figure 32 • LVPECL Circuit Diagram and Board-Level Implementation
Bourns Part Number: CAT16-PC4F12




Table 171 • Minimum and Maximum DC Input and Output Levels

DC Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Units
VCCI	Supply Voltage	3.0		3.3		3.6		V
VOL	Output Low Voltage	0.96	1.27	1.06	1.43	1.30	1.57	V
VOH	Output High Voltage	1.8	2.11	1.92	2.28	2.13	2.41	V
VIL, VIH	Input Low, Input High Voltages	0	3.3	0	3.6	0	3.9	V
VODIFF	Differential Output Voltage	0.625	0.97	0.625	0.97	0.625	0.97	V
VOCM	Output Common-Mode Voltage	1.762	1.98	1.762	1.98	1.762	1.98	V
VICM	Input Common-Mode Voltage	1.01	2.57	1.01	2.57	1.01	2.57	V
VIDIFF	Input Differential Voltage	300		300		300		mV

Table 172 • AC Waveforms, Measuring Points, and Capacitive Loads

Input Low (V)	Input High (V)	Measuring Point ¹ (V)
1.64	1.94	Cross point

1. Measuring point = V_{trip} . See Table 34, page 38 for a complete table of trip points.

3.1.6.6 Timing Characteristics

3.1.6.6.1 1.2 V DC Core Voltage

Table 173 • LVPECL Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 3.0 V Applicable to Pro I/Os for A3PE600L and A3PE3000L Only

Speed Grade	t_{DOUT}	t_{DP}	t_{DIN}	t_{PY}	Units
Std.	0.80	1.78	0.05	2.16	ns
-1	0.68	1.51	0.05	1.84	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 11, page 20 for derating values.

3.1.6.6.2 1.5 V DC Core Voltage

Table 174 • LVPECL Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, VCC = 1.425 V, Worst-Case VCCI = 3.0 V Applicable to Pro I/Os for A3PE600L and A3PE3000L Only

Speed Grade	t_{DOUT}	t_{DP}	t_{DIN}	t_{PY}	Units
Std.	0.61	1.65	0.04	1.89	ns
-1	0.52	1.40	0.03	1.61	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 11, page 20 for derating values.

Table 175 • LVPECL Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 3.0 V Applicable to Advanced I/O Banks for A3P250 and A3P1000 Only

Speed Grade	t_{DOUT}	t_{DP}	t_{DIN}	t_{PY}	Units
Std.	0.63	1.98	0.05	1.54	ns
-1	0.54	1.68	0.04	1.31	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 12, page 20 for derating values.

3.1.6.7 I/O Register Specifications

3.1.6.7.1 Fully Registered I/O Buffers with Synchronous Enable and Asynchronous Preset

Figure 33 • Timing Model of Registered I/O Buffers with Synchronous Enable and Asynchronous Preset




Table 176 • Parameter Definition and Measuring Nodes

Parameter Name	Parameter Definition	Measuring Nodes (from, to) ¹
t _{OCLKQ}	Clock-to-Q of the Output Data Register	H, DOUT
t _{OSUD}	Data Setup Time for the Output Data Register	F, H
t _{OHD}	Data Hold Time for the Output Data Register	F, H
t _{OSUE}	Enable Setup Time for the Output Data Register	G, H
t _{OHE}	Enable Hold Time for the Output Data Register	G, H
t _{OPRE2Q}	Asynchronous Preset-to-Q of the Output Data Register	L, DOUT
t _{OREMPRE}	Asynchronous Preset Removal Time for the Output Data Register	L, H
t _{ORECPRE}	Asynchronous Preset Recovery Time for the Output Data Register	L, H
t _{OECLKQ}	Clock-to-Q of the Output Enable Register	H, EOUT
t _{OESUD}	Data Setup Time for the Output Enable Register	J, H

Table 176 • Parameter Definition and Measuring Nodes (continued)

Parameter Name	Parameter Definition	Measuring Nodes (from, to) ¹
t_{OEHD}	Data Hold Time for the Output Enable Register	J, H
t_{OESUE}	Enable Setup Time for the Output Enable Register	K, H
t_{OEHE}	Enable Hold Time for the Output Enable Register	K, H
$t_{OEPRE2Q}$	Asynchronous Preset-to-Q of the Output Enable Register	I, EOUT
$t_{OEREMPRE}$	Asynchronous Preset Removal Time for the Output Enable Register	I, H
$t_{OERECPRE}$	Asynchronous Preset Recovery Time for the Output Enable Register	I, H
t_{iCLKQ}	Clock-to-Q of the Input Data Register	A, E
t_{iSUD}	Data Setup Time for the Input Data Register	C, A
t_{iHD}	Data Hold Time for the Input Data Register	C, A
t_{iSUE}	Enable Setup Time for the Input Data Register	B, A
t_{iHE}	Enable Hold Time for the Input Data Register	B, A
t_{iPRE2Q}	Asynchronous Preset-to-Q of the Input Data Register	D, E
$t_{iREMPRE}$	Asynchronous Preset Removal Time for the Input Data Register	D, A
$t_{iRECPRE}$	Asynchronous Preset Recovery Time for the Input Data Register	D, A

1. See [Figure 23](#), page 90 for more information.

3.1.6.7.2 Fully Registered I/O Buffers with Synchronous Enable and Asynchronous Clear

Figure 34 • Timing Model of the Registered I/O Buffers with Synchronous Enable and Asynchronous Clear




Table 177 • Parameter Definition and Measuring Nodes

Parameter Name	Parameter Definition	Measuring Nodes (from, to)*
t_{OCLKQ}	Clock-to-Q of the Output Data Register	HH, DOUT
t_{OSUD}	Data Setup Time for the Output Data Register	FF, HH
t_{OHD}	Data Hold Time for the Output Data Register	FF, HH
t_{OSUE}	Enable Setup Time for the Output Data Register	GG, HH
t_{OHE}	Enable Hold Time for the Output Data Register	GG, HH
t_{OCLR2Q}	Asynchronous Clear-to-Q of the Output Data Register	LL, DOUT
$t_{OREMCLR}$	Asynchronous Clear Removal Time for the Output Data Register	LL, HH
$t_{ORECCLR}$	Asynchronous Clear Recovery Time for the Output Data Register	LL, HH
t_{OECLKQ}	Clock-to-Q of the Output Enable Register	HH, EOUT
t_{OESUD}	Data Setup Time for the Output Enable Register	JJ, HH


Table 177 • Parameter Definition and Measuring Nodes (continued)

Parameter Name	Parameter Definition	Measuring Nodes (from, to)*
t_{OEHD}	Data Hold Time for the Output Enable Register	JJ, HH
t_{OESUE}	Enable Setup Time for the Output Enable Register	KK, HH
t_{OEHE}	Enable Hold Time for the Output Enable Register	KK, HH
$t_{OECLR2Q}$	Asynchronous Clear-to-Q of the Output Enable Register	II, EOUT
$t_{OEREMCLR}$	Asynchronous Clear Removal Time for the Output Enable Register	II, HH
$t_{OERECCLR}$	Asynchronous Clear Recovery Time for the Output Enable Register	II, HH
t_{iCLKQ}	Clock-to-Q of the Input Data Register	AA, EE
t_{iSUD}	Data Setup Time for the Input Data Register	CC, AA
t_{iHD}	Data Hold Time for the Input Data Register	CC, AA
t_{iSUE}	Enable Setup Time for the Input Data Register	BB, AA
t_{iHE}	Enable Hold Time for the Input Data Register	BB, AA
t_{iCLR2Q}	Asynchronous Clear-to-Q of the Input Data Register	DD, EE
$t_{iREMCLR}$	Asynchronous Clear Removal Time for the Input Data Register	DD, AA
$t_{iRECCLR}$	Asynchronous Clear Recovery Time for the Input Data Register	DD, AA

Note: See Figure 24, page 91 for more information.

3.1.6.8 Input Register

Figure 35 • Input Register Timing Diagram



3.1.6.8.1 Timing Characteristics

Table 178 • Input Data Register Propagation Delays Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, Worst-Case VCC = 1.14 V for A3PE600L and A3PE3000L

Parameter	Description	-1	Std.	Units
t_{CLKQ}	Clock-to-Q of the Input Data Register	0.33	0.39	ns
t_{SUD}	Data Setup Time for the Input Data Register	0.36	0.43	ns
t_{HD}	Data Hold Time for the Input Data Register	0.00	0.00	ns
t_{SUE}	Enable Setup Time for the Input Data Register	0.51	0.60	ns
t_{IHE}	Enable Hold Time for the Input Data Register	0.00	0.00	ns
t_{CLR2Q}	Asynchronous Clear-to-Q of the Input Data Register	0.63	0.74	ns
t_{PRE2Q}	Asynchronous Preset-to-Q of the Input Data Register	0.63	0.74	ns
t_{REMCLR}	Asynchronous Clear Removal Time for the Input Data Register	0.00	0.00	ns
t_{RECCLR}	Asynchronous Clear Recovery Time for the Input Data Register	0.31	0.36	ns
t_{REMPRE}	Asynchronous Preset Removal Time for the Input Data Register	0.00	0.00	ns
t_{RECPRE}	Asynchronous Preset Recovery Time for the Input Data Register	0.31	0.36	ns
t_{WCLR}	Asynchronous Clear Minimum Pulse Width for the Input Data Register	0.19	0.22	ns
t_{WPRE}	Asynchronous Preset Minimum Pulse Width for the Input Data Register	0.19	0.22	ns
t_{CKMPWH}	Clock Minimum Pulse Width HIGH for the Input Data Register	0.31	0.36	ns
t_{CKMPWL}	Clock Minimum Pulse Width LOW for the Input Data Register	0.28	0.32	ns

Note: For specific junction temperature and voltage supply levels, refer to [Table 11](#), page 20 for derating values.

Table 179 • Input Data Register Propagation Delays Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, VCC = 1.425 V for A3PE600L and A3PE3000L

Parameter	Description	-1	Std.	Units
t_{CLKQ}	Clock-to-Q of the Input Data Register	0.25	0.30	ns
t_{SUD}	Data Setup Time for the Input Data Register	0.28	0.33	ns
t_{HD}	Data Hold Time for the Input Data Register	0.00	0.00	ns
t_{SUE}	Enable Setup Time for the Input Data Register	0.39	0.46	ns
t_{IHE}	Enable Hold Time for the Input Data Register	0.00	0.00	ns
t_{CLR2Q}	Asynchronous Clear-to-Q of the Input Data Register	0.48	0.56	ns
t_{PRE2Q}	Asynchronous Preset-to-Q of the Input Data Register	0.48	0.56	ns
t_{REMCLR}	Asynchronous Clear Removal Time for the Input Data Register	0.00	0.00	ns
t_{RECCLR}	Asynchronous Clear Recovery Time for the Input Data Register	0.24	0.28	ns
t_{REMPRE}	Asynchronous Preset Removal Time for the Input Data Register	0.00	0.00	ns
t_{RECPRE}	Asynchronous Preset Recovery Time for the Input Data Register	0.24	0.28	ns
t_{WCLR}	Asynchronous Clear Minimum Pulse Width for the Input Data Register	0.19	0.22	ns
t_{WPRE}	Asynchronous Preset Minimum Pulse Width for the Input Data Register	0.19	0.22	ns
t_{CKMPWH}	Clock Minimum Pulse Width HIGH for the Input Data Register	0.31	0.36	ns
t_{CKMPWL}	Clock Minimum Pulse Width LOW for the Input Data Register	0.28	0.32	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 11, page 20 for derating values.


Table 180 • Input Data Register Propagation Delays
Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, Worst-Case $V_{CC} = 1.425\text{ V}$ for A3P250, A3P600, and A3P1000

Parameter	Description	-1	Std.	Units
t_{iCLKQ}	Clock-to-Q of the Input Data Register	0.29	0.34	ns
t_{iSUD}	Data Setup Time for the Input Data Register	0.32	0.37	ns
t_{iHD}	Data Hold Time for the Input Data Register	0.00	0.00	ns
t_{iSUE}	Enable Setup Time for the Input Data Register	0.45	0.53	ns
t_{iHE}	Enable Hold Time for the Input Data Register	0.00	0.00	ns
t_{iCLR2Q}	Asynchronous Clear-to-Q of the Input Data Register	0.55	0.64	ns
t_{iPRE2Q}	Asynchronous Preset-to-Q of the Input Data Register	0.55	0.64	ns
$t_{iREMCLR}$	Asynchronous Clear Removal Time for the Input Data Register	0.00	0.00	ns
$t_{iRECCLR}$	Asynchronous Clear Recovery Time for the Input Data Register	0.27	0.31	ns
$t_{iREMPRE}$	Asynchronous Preset Removal Time for the Input Data Register	0.00	0.00	ns
$t_{iRECPRE}$	Asynchronous Preset Recovery Time for the Input Data Register	0.27	0.31	ns
t_{iWCLR}	Asynchronous Clear Minimum Pulse Width for the Input Data Register	0.25	0.30	ns
t_{iWPRE}	Asynchronous Preset Minimum Pulse Width for the Input Data Register	0.25	0.30	ns
$t_{iCKMPWH}$	Clock Minimum Pulse Width HIGH for the Input Data Register	0.41	0.48	ns
$t_{iCKMPWL}$	Clock Minimum Pulse Width LOW for the Input Data Register	0.37	0.43	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 12, page 20 for derating values.

3.1.6.9 Output Register

Figure 36 • Output Register Timing Diagram



3.1.6.9.1 Timing Characteristics

Table 181 • Output Data Register Propagation Delays Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, Worst-Case VCC = 1.14 V for A3PE600L and A3PE3000L

Parameter	Description	-1	Std.	Units
t_{OCLKQ}	Clock-to-Q of the Output Data Register	0.81	0.96	ns
t_{OSUD}	Data Setup Time for the Output Data Register	0.43	0.51	ns
t_{OHD}	Data Hold Time for the Output Data Register	0.00	0.00	ns
t_{OSUE}	Enable Setup Time for the Output Data Register	0.61	0.71	ns
t_{OHE}	Enable Hold Time for the Output Data Register	0.00	0.00	ns
t_{OCLR2Q}	Asynchronous Clear-to-Q of the Output Data Register	1.11	1.31	ns
t_{OPRE2Q}	Asynchronous Preset-to-Q of the Output Data Register	1.11	1.31	ns
t_{OREMCLR}	Asynchronous Clear Removal Time for the Output Data Register	0.00	0.00	ns
t_{ORECCLR}	Asynchronous Clear Recovery Time for the Output Data Register	0.31	0.36	ns
t_{OREMPRE}	Asynchronous Preset Removal Time for the Output Data Register	0.00	0.00	ns
t_{ORECPRE}	Asynchronous Preset Recovery Time for the Output Data Register	0.31	0.36	ns
t_{OWCLR}	Asynchronous Clear Minimum Pulse Width for the Output Data Register	0.19	0.22	ns
t_{OWPRE}	Asynchronous Preset Minimum Pulse Width for the Output Data Register	0.19	0.22	ns
t_{OCKMPWH}	Clock Minimum Pulse Width HIGH for the Output Data Register	0.31	0.36	ns
t_{OCKMPWL}	Clock Minimum Pulse Width LOW for the Output Data Register	0.28	0.32	ns

Note: For specific junction temperature and voltage supply levels, refer to [Table 11](#), page 20 for derating values.

Table 182 • Output Data Register Propagation Delays Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, VCC = 1.425 V for A3PE600L and A3PE3000L

Parameter	Description	-1	Std.	Units
t_{OCLKQ}	Clock-to-Q of the Output Data Register	0.62	0.73	ns
t_{OSUD}	Data Setup Time for the Output Data Register	0.33	0.39	ns
t_{OHD}	Data Hold Time for the Output Data Register	0.00	0.00	ns
t_{OSUE}	Enable Setup Time for the Output Data Register	0.46	0.55	ns
t_{OHE}	Enable Hold Time for the Output Data Register	0.00	0.00	ns
t_{OCLR2Q}	Asynchronous Clear-to-Q of the Output Data Register	0.85	1.00	ns
t_{OPRE2Q}	Asynchronous Preset-to-Q of the Output Data Register	0.85	1.00	ns
t_{OREMCLR}	Asynchronous Clear Removal Time for the Output Data Register	0.00	0.00	ns
t_{ORECCLR}	Asynchronous Clear Recovery Time for the Output Data Register	0.24	0.28	ns
t_{OREMPRE}	Asynchronous Preset Removal Time for the Output Data Register	0.00	0.00	ns
t_{ORECPRE}	Asynchronous Preset Recovery Time for the Output Data Register	0.24	0.28	ns
t_{OWCLR}	Asynchronous Clear Minimum Pulse Width for the Output Data Register	0.19	0.22	ns
t_{OWPRE}	Asynchronous Preset Minimum Pulse Width for the Output Data Register	0.19	0.22	ns
t_{OCKMPWH}	Clock Minimum Pulse Width HIGH for the Output Data Register	0.31	0.36	ns
t_{OCKMPWL}	Clock Minimum Pulse Width LOW for the Output Data Register	0.28	0.32	ns

Note: For specific junction temperature and voltage supply levels, refer to [Table 11](#), page 20 for derating values.


Table 183 • Output Data Register Propagation Delays Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, Worst-Case $V_{CC} = 1.425\text{ V}$ for A3P250, A3P600, and A3P1000

Parameter	Description	-1	Std.	Units
t_{OCLKQ}	Clock-to-Q of the Output Data Register	0.71	0.83	ns
t_{OSUD}	Data Setup Time for the Output Data Register	0.38	0.44	ns
t_{OHD}	Data Hold Time for the Output Data Register	0.00	0.00	ns
t_{OSUE}	Enable Setup Time for the Output Data Register	0.53	0.62	ns
t_{OHE}	Enable Hold Time for the Output Data Register	0.00	0.00	ns
t_{OCLR2Q}	Asynchronous Clear-to-Q of the Output Data Register	0.97	1.14	ns
t_{OPRE2Q}	Asynchronous Preset-to-Q of the Output Data Register	0.97	1.14	ns
$t_{OREMCLR}$	Asynchronous Clear Removal Time for the Output Data Register	0.00	0.00	ns
$t_{ORECCLR}$	Asynchronous Clear Recovery Time for the Output Data Register	0.27	0.31	ns
$t_{OREMPRE}$	Asynchronous Preset Removal Time for the Output Data Register	0.00	0.00	ns
$t_{ORECPRE}$	Asynchronous Preset Recovery Time for the Output Data Register	0.27	0.31	ns
t_{OWCLR}	Asynchronous Clear Minimum Pulse Width for the Output Data Register	0.25	0.30	ns
t_{OWPRE}	Asynchronous Preset Minimum Pulse Width for the Output Data Register	0.25	0.30	ns
$t_{OCKMPWH}$	Clock Minimum Pulse Width HIGH for the Output Data Register	0.41	0.48	ns
$t_{OCKMPWL}$	Clock Minimum Pulse Width LOW for the Output Data Register	0.37	0.43	ns

Note: For specific junction temperature and voltage supply levels, refer to [Table 12](#), page 20 for derating values.

3.1.6.10 Output Enable Register

Figure 37 • Output Enable Register Timing Diagram



3.1.6.10.1 Timing Characteristics

Table 184 • Output Enable Register Propagation Delays: Military-Case Conditions: $T_J = 125^\circ\text{C}$, Worst-Case $V_{CC} = 1.14\text{ V}$ for A3PE600L and A3PE3000L

Parameter	Description	-1	Std.	Units
t_{OECLKQ}	Clock-to-Q of the Output Enable Register	0.62	0.72	ns
t_{OESUD}	Data Setup Time for the Output Enable Register	0.43	0.51	ns
t_{OEHD}	Data Hold Time for the Output Enable Register	0.00	0.00	ns
t_{OESUE}	Enable Setup Time for the Output Enable Register	0.60	0.71	ns
t_{OEHE}	Enable Hold Time for the Output Enable Register	0.00	0.00	ns
$t_{OECLR2Q}$	Asynchronous Clear-to-Q of the Output Enable Register	0.92	1.08	ns
$t_{OEPRE2Q}$	Asynchronous Preset-to-Q of the Output Enable Register	0.92	1.08	ns
$t_{OEREMCLR}$	Asynchronous Clear Removal Time for the Output Enable Register	0.00	0.00	ns
$t_{OERECCLR}$	Asynchronous Clear Recovery Time for the Output Enable Register	0.31	0.36	ns
$t_{OEREMPRE}$	Asynchronous Preset Removal Time for the Output Enable Register	0.00	0.00	ns
$t_{OERECPRE}$	Asynchronous Preset Recovery Time for the Output Enable Register	0.31	0.36	ns
$t_{OEWCCLR}$	Asynchronous Clear Minimum Pulse Width for the Output Enable Register	0.19	0.22	ns
t_{OEWPPE}	Asynchronous Preset Minimum Pulse Width for the Output Enable Register	0.19	0.22	ns
$t_{OECKMPWH}$	Clock Minimum Pulse Width HIGH for the Output Enable Register	0.31	0.36	ns
$t_{OECKMPWL}$	Clock Minimum Pulse Width LOW for the Output Enable Register	0.28	0.32	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 11, page 20 for derating values.

Table 185 • Output Enable Register Propagation Delays: Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, $V_{CC} = 1.425\text{ V}$ for A3PE600L and A3PE3000L

Parameter	Description	-1	Std.	Units
t_{OECLKQ}	Clock-to-Q of the Output Enable Register	0.47	0.55	ns
t_{OESUD}	Data Setup Time for the Output Enable Register	0.33	0.39	ns
t_{OEHD}	Data Hold Time for the Output Enable Register	0.00	0.00	ns
t_{OESUE}	Enable Setup Time for the Output Enable Register	0.46	0.54	ns
t_{OEHE}	Enable Hold Time for the Output Enable Register	0.00	0.00	ns
$t_{OECLR2Q}$	Asynchronous Clear-to-Q of the Output Enable Register	0.70	0.83	ns
$t_{OEPRE2Q}$	Asynchronous Preset-to-Q of the Output Enable Register	0.70	0.83	ns
$t_{OEREMCLR}$	Asynchronous Clear Removal Time for the Output Enable Register	0.00	0.00	ns
$t_{OERECCLR}$	Asynchronous Clear Recovery Time for the Output Enable Register	0.24	0.28	ns
$t_{OEREMPRE}$	Asynchronous Preset Removal Time for the Output Enable Register	0.00	0.00	ns
$t_{OERECPRE}$	Asynchronous Preset Recovery Time for the Output Enable Register	0.24	0.28	ns
$t_{OEWCCLR}$	Asynchronous Clear Minimum Pulse Width for the Output Enable Register	0.19	0.22	ns
$t_{OEWPRES}$	Asynchronous Preset Minimum Pulse Width for the Output Enable Register	0.19	0.22	ns
$t_{OECKMPWH}$	Clock Minimum Pulse Width HIGH for the Output Enable Register	0.31	0.36	ns
$t_{OECKMPWL}$	Clock Minimum Pulse Width LOW for the Output Enable Register	0.28	0.32	ns

Note: For specific junction temperature and voltage supply levels, refer to [Table 11](#), page 20 for derating values.

Table 186 • Output Enable Register Propagation Delays: Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, Worst-Case $V_{CC} = 1.425\text{ V}$ for A3P250, A3P600, and A3P1000

Parameter	Description	-1	Std.	Units
t_{OECLKQ}	Clock-to-Q of the Output Enable Register	0.54	0.63	ns
t_{OESUD}	Data Setup Time for the Output Enable Register	0.38	0.44	ns
t_{OEHD}	Data Hold Time for the Output Enable Register	0.00	0.00	ns
t_{OESUE}	Enable Setup Time for the Output Enable Register	0.52	0.62	ns
t_{OEHE}	Enable Hold Time for the Output Enable Register	0.00	0.00	ns
$t_{OECLR2Q}$	Asynchronous Clear-to-Q of the Output Enable Register	0.80	0.94	ns
$t_{OEPRE2Q}$	Asynchronous Preset-to-Q of the Output Enable Register	0.80	0.94	ns
$t_{OEREMCLR}$	Asynchronous Clear Removal Time for the Output Enable Register	0.00	0.00	ns
$t_{OERECCLR}$	Asynchronous Clear Recovery Time for the Output Enable Register	0.27	0.31	ns
$t_{OEREMPRE}$	Asynchronous Preset Removal Time for the Output Enable Register	0.00	0.00	ns
$t_{OERECPRE}$	Asynchronous Preset Recovery Time for the Output Enable Register	0.27	0.31	ns
$t_{OEWCCLR}$	Asynchronous Clear Minimum Pulse Width for the Output Enable Register	0.25	0.30	ns
$t_{OEWPRES}$	Asynchronous Preset Minimum Pulse Width for the Output Enable Register	0.25	0.30	ns
$t_{OECKMPWH}$	Clock Minimum Pulse Width HIGH for the Output Enable Register	0.41	0.48	ns
$t_{OECKMPWL}$	Clock Minimum Pulse Width LOW for the Output Enable Register	0.37	0.43	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 12, page 20 for derating values.

3.1.7 DDR Module Specifications

3.1.7.1 Input DDR Module

Figure 38 • Input DDR Timing Model





Table 187 • Parameter Definitions

Parameter Name	Parameter Definition	Measuring Nodes (from, to)
$t_{DDRICKQ1}$	Clock-to-Out Out_QR	B, D
$t_{DDRICKQ2}$	Clock-to-Out Out_QF	B, E
$t_{DDRISUD}$	Data Setup Time of DDR input	A, B
t_{DDRIHD}	Data Hold Time of DDR input	A, B
$t_{DDRICLR2Q1}$	Clear-to-Out Out_QR	C, D
$t_{DDRICLR2Q2}$	Clear-to-Out Out_QF	C, E
$t_{DDRIREMCLR}$	Clear Removal	C, B
$t_{DDRIRECCLR}$	Clear Recovery	C, B

Figure 39 • Input DDR Timing Diagram


3.1.7.2 Timing Characteristics

Table 188 • Input DDR Propagation Delays: Military-Case Conditions: $T_J = 125^\circ\text{C}$, Worst-Case $V_{CC} = 1.14\text{ V}$ for A3PE600L and A3PE3000L

Parameter	Description	-1	Std.	Units
$t_{DDRiCLKQ1}$	Clock-to-Out Out_QR for Input DDR	0.38	0.45	ns
$t_{DDRiCLKQ2}$	Clock-to-Out Out_QF for Input DDR	0.54	0.63	ns
$t_{DDRiSUD1}$	Data Setup for Input DDR (fall)	0.39	0.46	ns
$t_{DDRiSUD2}$	Data Setup for Input DDR (rise)	0.34	0.40	ns
$t_{DDRIHD1}$	Data Hold for Input DDR (fall)	0.00	0.00	ns
$t_{DDRIHD2}$	Data Hold for Input DDR (rise)	0.00	0.00	ns
$t_{DDRiCLR2Q1}$	Asynchronous Clear-to-Out Out_QR for Input DDR	0.64	0.75	ns
$t_{DDRiCLR2Q2}$	Asynchronous Clear-to-Out Out_QF for Input DDR	0.79	0.93	ns
$t_{DDRiREMCLR}$	Asynchronous Clear Removal Time for Input DDR	0.00	0.00	ns
$t_{DDRiRECCLR}$	Asynchronous Clear Recovery Time for Input DDR	0.31	0.36	ns
$t_{DDRiWCLR}$	Asynchronous Clear Minimum Pulse Width for Input DDR	0.19	0.22	ns
$t_{DDRiCKMPWH}$	Clock Minimum Pulse Width HIGH for Input DDR	0.31	0.36	ns
$t_{DDRiCKMPWL}$	Clock Minimum Pulse Width LOW for Input DDR	0.28	0.32	ns
$F_{DDRiMAX}$	Maximum Frequency for Input DDR	160	160	MHz

Note: For specific junction temperature and voltage supply levels, refer to Table 11, page 20 for derating values.

Table 189 • Input DDR Propagation Delays: Military-Case Conditions: $T_J = 125^\circ\text{C}$, $V_{CC} = 1.425\text{ V}$ for any A3PE600L/A3PE3000L

Parameter	Description	-1	Std.	Units
$t_{DDRiCLKQ1}$	Clock-to-Out Out_QR for Input DDR	0.29	0.34	ns
$t_{DDRiCLKQ2}$	Clock-to-Out Out_QF for Input DDR	0.41	0.48	ns

Table 189 • Input DDR Propagation Delays: Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, $V_{CC} = 1.425\text{ V}$ for any A3PE600L/A3PE3000L (continued)

Parameter	Description	-1	Std.	Units
t_{DDRISUD1}	Data Setup for Input DDR (fall)	0.30	0.35	ns
t_{DDRISUD2}	Data Setup for Input DDR (rise)	0.26	0.31	ns
t_{DDRHD1}	Data Hold for Input DDR (fall)	0.00	0.00	ns
t_{DDRHD2}	Data Hold for Input DDR (rise)	0.00	0.00	ns
$t_{\text{DDRICLR2Q1}}$	Asynchronous Clear-to-Out Out_QR for Input DDR	0.49	0.58	ns
$t_{\text{DDRICLR2Q2}}$	Asynchronous Clear-to-Out Out_QF for Input DDR	0.60	0.71	ns
$t_{\text{DDRIREMCLR}}$	Asynchronous Clear Removal Time for Input DDR	0.00	0.00	ns
$t_{\text{DDRIRECCLR}}$	Asynchronous Clear Recovery Time for Input DDR	0.24	0.28	ns
t_{DDRHWCLR}	Asynchronous Clear Minimum Pulse Width for Input DDR	0.19	0.22	ns
$t_{\text{DDRICKMPWH}}$	Clock Minimum Pulse Width HIGH for Input DDR	0.31	0.36	ns
$t_{\text{DDRICKMPWL}}$	Clock Minimum Pulse Width LOW for Input DDR	0.28	0.32	ns
F_{DDRIMAX}	Maximum Frequency for Input DDR	250	250	MHz

Note: For specific junction temperature and voltage supply levels, refer to [Table 11](#), page 20 for derating values.

Table 190 • Input DDR Propagation Delays: Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, Worst-Case $V_{CC} = 1.425\text{ V}$ for A3P250, A3P600, and A3P1000

Parameter	Description	-1	Std.	Units
t_{DDRICKQ1}	Clock-to-Out Out_QR for Input DDR	0.33	0.39	ns
t_{DDRICKQ2}	Clock-to-Out Out_QF for Input DDR	0.47	0.55	ns
t_{DDRISUD1}	Data Setup for Input DDR (fall)	0.30	0.35	ns
t_{DDRISUD2}	Data Setup for Input DDR (rise)	0.30	0.35	ns
t_{DDRHD1}	Data Hold for Input DDR (fall)	0.00	0.00	ns
t_{DDRHD2}	Data Hold for Input DDR (rise)	0.00	0.00	ns
$t_{\text{DDRICLR2Q1}}$	Asynchronous Clear-to-Out Out_QR for Input DDR	0.56	0.65	ns
$t_{\text{DDRICLR2Q2}}$	Asynchronous Clear-to-Out Out_QF for Input DDR	0.69	0.81	ns
$t_{\text{DDRIREMCLR}}$	Asynchronous Clear Removal Time for Input DDR	0.00	0.00	ns
$t_{\text{DDRIRECCLR}}$	Asynchronous Clear Recovery Time for Input DDR	0.27	0.31	ns
t_{DDRHWCLR}	Asynchronous Clear Minimum Pulse Width for Input DDR	0.25	0.30	ns
$t_{\text{DDRICKMPWH}}$	Clock Minimum Pulse Width HIGH for Input DDR	0.41	0.48	ns
$t_{\text{DDRICKMPWL}}$	Clock Minimum Pulse Width LOW for Input DDR	0.37	0.43	ns
F_{DDRIMAX}	Maximum Frequency for Input DDR	309	263	MHz

Note: For specific junction temperature and voltage supply levels, refer to [Table 12](#), page 20 for derating values.

3.1.7.3 Output DDR Module

Figure 40 • Output DDR Timing Model





Table 191 • Parameter Definitions

Parameter Name	Parameter Definition	Measuring Nodes (from, to)
$t_{DDROCLKQ}$	Clock-to-Out	B, E
$t_{DDROCLR2Q}$	Asynchronous Clear-to-Out	C, E
$t_{DDROREMCLR}$	Clear Removal	C, B
$t_{DDRORECCLR}$	Clear Recovery	C, B
$t_{DDROSUD1}$	Data Setup Data_F	A, B
$t_{DDROSUD2}$	Data Setup Data_R	D, B
$t_{DDROHD1}$	Data Hold Data_F	A, B
$t_{DDROHD2}$	Data Hold Data_R	D, B

Figure 41 • Output DDR Timing Diagram



3.1.7.3.1 Timing Characteristics

Table 192 • Output DDR Propagation Delays: Military-Case Conditions: $T_J = 125^\circ\text{C}$, Worst-Case $V_{CC} = 1.14\text{ V}$ for A3PE600L and A3PE3000L

Parameter	Description	-1	Std.	Units
$t_{DDROCLKQ}$	Clock-to-Out of DDR for Output DDR	0.97	1.14	ns
$t_{DDRISUD1}$	Data_F Data Setup for Output DDR	0.52	0.62	ns
$t_{DDROSUD2}$	Data_R Data Setup for Output DDR	0.52	0.62	ns
$t_{DDROHD1}$	Data_F Data Hold for Output DDR	0.00	0.00	ns
$t_{DDROHD2}$	Data_R Data Hold for Output DDR	0.00	0.00	ns
$t_{DDROCLR2Q}$	Asynchronous Clear-to-Out for Output DDR	1.11	1.30	ns
$t_{DDROEMCLR}$	Asynchronous Clear Removal Time for Output DDR	0.00	0.00	ns
$t_{DDROECLQR}$	Asynchronous Clear Recovery Time for Output DDR	0.31	0.36	ns
$t_{DDROWCLR1}$	Asynchronous Clear Minimum Pulse Width for Output DDR	0.19	0.22	ns
$t_{DDROCKMPWH}$	Clock Minimum Pulse Width HIGH for the Output DDR	0.31	0.36	ns
$t_{DDROCKMPWL}$	Clock Minimum Pulse Width LOW for the Output DDR	0.28	0.32	ns
$F_{DDROMAX}$	Maximum Frequency for the Output DDR	160	160	MHz

Note: For specific junction temperature and voltage supply levels, refer to [Table 11](#), page 20 for derating values.

Table 193 • Output DDR Propagation Delays: Military-Case Conditions: $T_J = 125^\circ\text{C}$, $V_{CC} = 1.425\text{ V}$ for A3PE600L and A3PE3000L

Parameter	Description	-1	Std.	Units
$t_{DDROCLKQ}$	Clock-to-Out of DDR for Output DDR	0.74	0.87	ns
$t_{DDRISUD1}$	Data_F Data Setup for Output DDR	0.40	0.47	ns
$t_{DDROSUD2}$	Data_R Data Setup for Output DDR	0.40	0.47	ns
$t_{DDROHD1}$	Data_F Data Hold for Output DDR	0.00	0.00	ns
$t_{DDROHD2}$	Data_R Data Hold for Output DDR	0.00	0.00	ns

Table 193 • Output DDR Propagation Delays: Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, $V_{CC} = 1.425\text{ V}$ for A3PE600L and A3PE3000L (continued)

Parameter	Description	-1	Std.	Units
$t_{DDROCLR2Q}$	Asynchronous Clear-to-Out for Output DDR	0.85	1.00	ns
$t_{DDROREMCLR}$	Asynchronous Clear Removal Time for Output DDR	0.00	0.00	ns
$t_{DDRORECCLR}$	Asynchronous Clear Recovery Time for Output DDR	0.24	0.28	ns
$t_{DDROWCLR1}$	Asynchronous Clear Minimum Pulse Width for Output DDR	0.19	0.22	ns
$t_{DDROCKMPWH}$	Clock Minimum Pulse Width HIGH for the Output DDR	0.31	0.36	ns
$t_{DDROCKMPWL}$	Clock Minimum Pulse Width LOW for the Output DDR	0.28	0.32	ns
$F_{DDROMAX}$	Maximum Frequency for the Output DDR	250	250	MHz

Note: For specific junction temperature and voltage supply levels, refer to [Table 11](#), page 20 for derating values.

Table 194 • Output DDR Propagation Delays: Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, Worst-Case $V_{CC} = 1.425\text{ V}$ for A3P250, A3P600, and A3P1000

Parameter	Description	-1	Std.	Units
$t_{DDROCLKQ}$	Clock-to-Out of DDR for Output DDR	0.84	0.99	ns
$t_{DDRISUD1}$	Data_F Data Setup for Output DDR	0.46	0.54	ns
$t_{DDROSUD2}$	Data_R Data Setup for Output DDR	0.46	0.54	ns
$t_{DDROHD1}$	Data_F Data Hold for Output DDR	0.00	0.00	ns
$t_{DDROHD2}$	Data_R Data Hold for Output DDR	0.00	0.00	ns
$t_{DDROCLR2Q}$	Asynchronous Clear-to-Out for Output DDR	0.96	1.13	ns
$t_{DDROREMCLR}$	Asynchronous Clear Removal Time for Output DDR	0.00	0.00	ns
$t_{DDRORECCLR}$	Asynchronous Clear Recovery Time for Output DDR	0.27	0.31	ns
$t_{DDROWCLR1}$	Asynchronous Clear Minimum Pulse Width for Output DDR	0.25	0.30	ns
$t_{DDROCKMPWH}$	Clock Minimum Pulse Width HIGH for the Output DDR	0.41	0.48	ns
$t_{DDROCKMPWL}$	Clock Minimum Pulse Width LOW for the Output DDR	0.37	0.43	ns
$F_{DDROMAX}$	Maximum Frequency for the Output DDR	309	263	MHz

Note: For specific junction temperature and voltage supply levels, refer to [Table 12](#), page 20 for derating values.

3.1.8 VersaTile Characteristics

3.1.8.1 VersaTile Specifications as a Combinatorial Module

The military ProASIC3 library offers all combinations of LUT-3 combinatorial functions. In this section, timing characteristics are presented for a sample of the library. For more details, refer to the [IGLOO, Fusion, and ProASIC3 Macro Library Guide](#).

Figure 42 • Sample of Combinatorial Cells






Figure 43 • Timing Model and Waveforms



$$t_{PD} = \text{MAX}(t_{PD(RR)}, t_{PD(RF)}, t_{PD(FF)}, t_{PD(FR)})$$

where edges are applicable for the particular combinatorial cell



3.1.8.2 Timing Characteristics

Table 195 • Combinatorial Cell Propagation Delays: Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, Worst-Case $V_{CC} = 1.14\text{ V}$ for A3PE600L and A3PE3000L

Combinatorial Cell	Equation	Parameter	-1	Std.	Units
INV	$Y = !A$	t_{PD}	0.56	0.65	ns
AND2	$Y = A \cdot B$	t_{PD}	0.65	0.77	ns
NAND2	$Y = !(A \cdot B)$	t_{PD}	0.65	0.77	ns
OR2	$Y = A + B$	t_{PD}	0.67	0.79	ns
NOR2	$Y = !(A + B)$	t_{PD}	0.67	0.79	ns
XOR2	$Y = A \oplus B$	t_{PD}	1.02	1.20	ns
MAJ3	$Y = \text{MAJ}(A, B, C)$	t_{PD}	0.97	1.14	ns
XOR3	$Y = A \oplus B \oplus C$	t_{PD}	1.21	1.42	ns
MUX2	$Y = A !S + B S$	t_{PD}	0.70	0.82	ns
AND3	$Y = A \cdot B \cdot C$	t_{PD}	0.78	0.91	ns

Note: For specific junction temperature and voltage supply levels, refer to [Table 11](#), page 20 for derating values.

Table 196 • Combinatorial Cell Propagation Delays: Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, $V_{CC} = 1.425\text{ V}$ for any A3PE600L/A3PE3000L

Combinatorial Cell	Equation	Parameter	-1	Std.	Units
INV	$Y = !A$	t_{PD}	0.43	0.50	ns
AND2	$Y = A \cdot B$	t_{PD}	0.50	0.59	ns
NAND2	$Y = !(A \cdot B)$	t_{PD}	0.50	0.59	ns
OR2	$Y = A + B$	t_{PD}	0.51	0.61	ns
NOR2	$Y = !(A + B)$	t_{PD}	0.51	0.61	ns
XOR2	$Y = A \oplus B$	t_{PD}	0.78	0.92	ns
MAJ3	$Y = \text{MAJ}(A, B, C)$	t_{PD}	0.74	0.87	ns
XOR3	$Y = A \oplus B \oplus C$	t_{PD}	0.93	1.09	ns
MUX2	$Y = A !S + B S$	t_{PD}	0.54	0.63	ns
AND3	$Y = A \cdot B \cdot C$	t_{PD}	0.59	0.70	ns

Note: For specific junction temperature and voltage supply levels, refer to [Table 11](#), page 20 for derating values.

Table 197 • Combinatorial Cell Propagation Delays: Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, Worst-Case $V_{CC} = 1.425\text{ V}$ for A3P250, A3P600, and A3P1000

Combinatorial Cell	Equation	Parameter	-1	Std.	Units
INV	$Y = !A$	t_{PD}	0.48	0.57	ns
AND2	$Y = A \cdot B$	t_{PD}	0.57	0.67	ns
NAND2	$Y = !(A \cdot B)$	t_{PD}	0.57	0.67	ns
OR2	$Y = A + B$	t_{PD}	0.59	0.69	ns

Table 197 • Combinatorial Cell Propagation Delays: Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, Worst-Case $V_{CC} = 1.425\text{ V}$ for A3P250, A3P600, and A3P1000 (continued)

Combinatorial Cell	Equation	Parameter	-1	Std.	Units
NOR2	$Y = \overline{!(A + B)}$	t_{PD}	0.59	0.69	ns
XOR2	$Y = A \oplus B$	t_{PD}	0.89	1.04	ns
MAJ3	$Y = \text{MAJ}(A, B, C)$	t_{PD}	0.84	0.99	ns
XOR3	$Y = A \oplus B \oplus C$	t_{PD}	1.05	1.24	ns
MUX2	$Y = A !S + B S$	t_{PD}	0.61	0.72	ns
AND3	$Y = A \cdot B \cdot C$	t_{PD}	0.68	0.79	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 12, page 20 for derating values.

3.1.9 VersaTile Specifications as a Sequential Module

The military ProASIC3 library offers a wide variety of sequential cells, including flip-flops and latches. Each has a data input and optional enable, clear, or preset. In this section, timing characteristics are presented for a representative sample from the library. For more details, refer to the *IGLOO, Fusion, and ProASIC3 Macro Library Guide*.

Figure 44 • Sample of Sequential Cells





Figure 45 • Timing Model and Waveforms


3.1.9.0.1 Timing Characteristics

Table 198 • Register Delays: Military-Case Conditions: $T_j = 125\text{ }^\circ\text{C}$, Worst-Case $V_{CC} = 1.14\text{ V}$ for A3PE600L and A3PE3000L

Parameter	Description	-1	Std.	Units
t_{CLKQ}	Clock-to-Q of the Core Register	0.76	0.90	ns
t_{SUD}	Data Setup Time for the Core Register	0.59	0.70	ns
t_{HD}	Data Hold Time for the Core Register	0.00	0.00	ns
t_{SUE}	Enable Setup Time for the Core Register	0.63	0.74	ns
t_{HE}	Enable Hold Time for the Core Register	0.00	0.00	ns
t_{CLR2Q}	Asynchronous Clear-to-Q of the Core Register	0.55	0.65	ns
t_{PRE2Q}	Asynchronous Preset-to-Q of the Core Register	0.55	0.65	ns
t_{REMCLR}	Asynchronous Clear Removal Time for the Core Register	0.00	0.00	ns
t_{RECCLR}	Asynchronous Clear Recovery Time for the Core Register	0.31	0.36	ns
t_{REMPRE}	Asynchronous Preset Removal Time for the Core Register	0.00	0.00	ns
t_{RECPRE}	Asynchronous Preset Recovery Time for the Core Register	0.31	0.36	ns
t_{WCLR}	Asynchronous Clear Minimum Pulse Width for the Core Register	0.30	0.34	ns
t_{WPRE}	Asynchronous Preset Minimum Pulse Width for the Core Register	0.30	0.34	ns
t_{CKMPWH}	Clock Minimum Pulse Width HIGH for the Core Register	0.56	0.64	ns
t_{CKMPWL}	Clock Minimum Pulse Width LOW for the Core Register	0.56	0.64	ns

Note: For specific junction temperature and voltage supply levels, refer to [Table 11](#), page 20 for derating values.

Table 199 • Register Delays: Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, $V_{CC} = 1.425\text{ V}$ for A3PE600L and A3PE3000L

Parameter	Description	-1	Std.	Units
t_{CLKQ}	Clock-to-Q of the Core Register	0.58	0.69	ns
t_{SUD}	Data Setup Time for the Core Register	0.45	0.53	ns
t_{HD}	Data Hold Time for the Core Register	0.00	0.00	ns
t_{SUE}	Enable Setup Time for the Core Register	0.48	0.57	ns
t_{HE}	Enable Hold Time for the Core Register	0.00	0.00	ns
t_{CLR2Q}	Asynchronous Clear-to-Q of the Core Register	0.42	0.50	ns
t_{PRE2Q}	Asynchronous Preset-to-Q of the Core Register	0.42	0.50	ns
t_{REMCLR}	Asynchronous Clear Removal Time for the Core Register	0.00	0.00	ns
t_{RECCLR}	Asynchronous Clear Recovery Time for the Core Register	0.24	0.28	ns
t_{REMPRE}	Asynchronous Preset Removal Time for the Core Register	0.00	0.00	ns
t_{RECPRE}	Asynchronous Preset Recovery Time for the Core Register	0.24	0.28	ns
t_{WCLR}	Asynchronous Clear Minimum Pulse Width for the Core Register	0.30	0.34	ns
t_{WPRES}	Asynchronous Preset Minimum Pulse Width for the Core Register	0.30	0.34	ns
t_{CKMPWH}	Clock Minimum Pulse Width HIGH for the Core Register	0.56	0.64	ns
t_{CKMPWL}	Clock Minimum Pulse Width LOW for the Core Register	0.56	0.64	ns

Note: For specific junction temperature and voltage supply levels, refer to [Table 11](#), page 20 for derating values.

Table 200 • Register Delays: Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, Worst-Case $V_{CC} = 1.425\text{ V}$ for A3P250, A3P600, and A3P1000

Parameter	Description	-1	Std.	Units
t_{CLKQ}	Clock-to-Q of the Core Register	0.66	0.78	ns
t_{SUD}	Data Setup Time for the Core Register	0.52	0.61	ns
t_{HD}	Data Hold Time for the Core Register	0.00	0.00	ns
t_{SUE}	Enable Setup Time for the Core Register	0.55	0.64	ns
t_{HE}	Enable Hold Time for the Core Register	0.00	0.00	ns
t_{CLR2Q}	Asynchronous Clear-to-Q of the Core Register	0.48	0.56	ns
t_{PRE2Q}	Asynchronous Preset-to-Q of the Core Register	0.48	0.56	ns
t_{REMCLR}	Asynchronous Clear Removal Time for the Core Register	0.00	0.00	ns
t_{RECCLR}	Asynchronous Clear Recovery Time for the Core Register	0.27	0.31	ns
t_{REMPRE}	Asynchronous Preset Removal Time for the Core Register	0.00	0.00	ns
t_{RECPRE}	Asynchronous Preset Recovery Time for the Core Register	0.27	0.31	ns
t_{WCLR}	Asynchronous Clear Minimum Pulse Width for the Core Register	0.25	0.30	ns
t_{WPRES}	Asynchronous Preset Minimum Pulse Width for the Core Register	0.25	0.30	ns
t_{CKMPWH}	Clock Minimum Pulse Width HIGH for the Core Register	0.41	0.48	ns

Table 200 • Register Delays: Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, Worst-Case $V_{CC} = 1.425\text{ V}$ for A3P250, A3P600, and A3P1000 (continued)

Parameter	Description	-1	Std.	Units
t_{CKMPWL}	Clock Minimum Pulse Width LOW for the Core Register	0.37	0.43	ns


Note: For specific junction temperature and voltage supply levels, refer to [Table 12](#), page 20 for derating values.

3.1.10 Global Resource Characteristics

3.1.10.1 A3P1000 Clock Tree Topology

Clock delays are device-specific. [Figure 35](#), page 105 is an example of a global tree used for clock routing. The global tree presented in [Figure 35](#), page 105 is driven by a CCC located on the west side of the A3P1000 device. It is used to drive all D-flip-flops in the device.

Figure 46 • Example of Global Tree Use in an A3P1000 Device for Clock Routing



3.1.10.2 Global Tree Timing Characteristics

Global clock delays include the central rib delay, the spine delay, and the row delay. Delays do not include I/O input buffer clock delays, as these are I/O standard-dependent, and the clock may be driven and conditioned internally by the CCC module. For more details on clock conditioning capabilities, refer to the [Clock Conditioning Circuits](#), page 127. [Table 201](#), page 125 to [Table 204](#) on page 3-126 present minimum and maximum global clock delays within each device. Minimum and maximum delays are measured with minimum and maximum loading.

3.1.10.3 Timing Characteristics

3.1.10.3.1 1.2 V DC Core Voltage

Table 201 • A3PE600L Global Resource: Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, $V_{CC} = 1.14\text{ V}$

Parameter	Description	-1		Std.		Units
		Min. ¹	Max. ²	Min. ¹	Max. ²	
t_{RCKL}	Input LOW Delay for Global Clock	0.95	1.23	1.12	1.44	ns
t_{RCKH}	Input HIGH Delay for Global Clock	0.94	1.26	1.10	1.48	ns
$t_{RCKMPWH}$	Minimum Pulse Width HIGH for Global Clock					ns
$t_{RCKMPWL}$	Minimum Pulse Width LOW for Global Clock					ns
t_{RCKSW}	Maximum Skew for Global Clock		0.32		0.38	ns
F_{RMAX}	Maximum Frequency for Global Clock					MHz

1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element, located in a lightly loaded row (single element is connected to the global net).
2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully loaded row (all available flip-flops are connected to the global net in the row).

Note: For specific junction temperature and voltage supply levels, refer to [Table 11](#), page 20 for derating values.

Table 202 • A3PE3000L Global Resource: Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, $V_{CC} = 1.14\text{ V}$

Parameter	Description	-1		Std.		Units
		Min. ¹	Max. ²	Min. ¹	Max. ²	
t_{RCKL}	Input LOW Delay for Global Clock	1.81	2.09	2.13	2.42	ns
t_{RCKH}	Input HIGH Delay for Global Clock	1.80	2.13	2.12	2.45	ns
$t_{RCKMPWH}$	Minimum Pulse Width HIGH for Global Clock					ns
$t_{RCKMPWL}$	Minimum Pulse Width LOW for Global Clock					ns
t_{RCKSW}	Maximum Skew for Global Clock		0.32		0.38	ns
F_{RMAX}	Maximum Frequency for Global Clock					MHz

1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element, located in a lightly loaded row (single element is connected to the global net).
2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully loaded row (all available flip-flops are connected to the global net in the row).

Note: For specific junction temperature and voltage supply levels, refer to [Table 11](#), page 20 for derating values.

3.1.10.3.2 1.5 V DC Core Voltage

Table 203 • A3PE600L Global Resource: Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, $V_{CC} = 1.425\text{ V}$

Parameter	Description	-1		Std.		Units
		Min. ¹	Max. ²	Min. ¹	Max. ²	
t _{RCKL}	Input Low Delay for Global Clock	0.82	1.07	0.97	1.26	ns
t _{RCKH}	Input High Delay for Global Clock	0.81	1.10	0.95	1.30	ns
t _{RCKMPWH}	Minimum Pulse Width High for Global Clock					ns
t _{RCKMPWL}	Minimum Pulse Width Low for Global Clock					ns
t _{RCKSW}	Maximum Skew for Global Clock		0.30		0.35	ns
F _{RMAX}	Maximum Frequency for Global Clock					MHz

1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element, located in a lightly loaded row (single element is connected to the global net).
2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully loaded row (all available flip-flops are connected to the global net in the row).

Note: For specific junction temperature and voltage supply levels, refer to [Table 11](#), page 20 for derating values.

Table 204 • A3PE3000L Global Resource: Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, $V_{CC} = 1.425\text{ V}$

Parameter	Description	-1		Std.		Units
		Min. ¹	Max. ²	Min. ¹	Max. ²	
t _{RCKL}	Input Low Delay for Global Clock	1.62	1.87	1.90	2.20	ns
t _{RCKH}	Input High Delay for Global Clock	1.61	1.90	1.89	2.24	ns
t _{RCKMPWH}	Minimum Pulse Width High for Global Clock					ns
t _{RCKMPWL}	Minimum Pulse Width Low for Global Clock					ns
t _{RCKSW}	Maximum Skew for Global Clock		0.30		0.35	ns
F _{RMAX}	Maximum Frequency for Global Clock					MHz

1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element, located in a lightly loaded row (single element is connected to the global net).
2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully loaded row (all available flip-flops are connected to the global net in the row).

Note: For specific junction temperature and voltage supply levels, refer to [Table 11](#), page 20 for derating values.

Table 205 • A3P250 Global Resource: Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, $V_{CC} = 1.425\text{ V}$

Parameter	Description	-1		Std.		Units
		Min. ¹	Max. ²	Min. ¹	Max. ²	
t _{RCKL}	Input Low Delay for Global Clock	0.97	1.24	1.14	1.46	ns
t _{RCKH}	Input High Delay for Global Clock	0.94	1.27	1.11	1.49	ns
t _{RCKMPWH}	Minimum Pulse Width High for Global Clock					ns
t _{RCKMPWL}	Minimum Pulse Width Low for Global Clock					ns
t _{RCKSW}	Maximum Skew for Global Clock		0.32		0.38	ns
F _{RMAX}	Maximum Frequency for Global Clock					MHz

1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element, located in a lightly loaded row (single element is connected to the global net).
2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully loaded row (all available flip-flops are connected to the global net in the row).

Note: For specific junction temperature and voltage supply levels, refer to [Table 12](#), page 20 for derating values.

Table 206 • A3P1000 Global Resource: Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, $V_{CC} = 1.425\text{ V}$

Parameter	Description	-1		Std.		Units
		Min. ¹	Max. ²	Min. ¹	Max. ²	
t_{RCKL}	Input Low Delay for Global Clock	1.18	1.44	1.39	1.70	ns
t_{RCKH}	Input High Delay for Global Clock	1.17	1.48	1.37	1.74	ns
$t_{RCKMPWH}$	Minimum Pulse Width High for Global Clock					ns
$t_{RCKMPWL}$	Minimum Pulse Width Low for Global Clock					ns
t_{RCKSW}	Maximum Skew for Global Clock		0.32		0.37	ns
F_{RMAX}	Maximum Frequency for Global Clock					MHz

1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element, located in a lightly loaded row (single element is connected to the global net).
2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully loaded row (all available flip-flops are connected to the global net in the row).

Note: For specific junction temperature and voltage supply levels, refer to [Table 12](#), page 20 for derating values.

3.1.11 Clock Conditioning Circuits

3.1.11.1 CCC Electrical Specifications

3.1.11.1.1 Timing Characteristics

Table 207 • Military ProASIC3/EL CCC/PLL Specification For Devices Operating at 1.2 V DC Core Voltage: Applicable to A3PE600L and A3PE3000L Only

Parameter	Min.	Typ.	Max.	Units
Clock Conditioning Circuitry Input Frequency f_{IN_CCC}	1.5		250	MHz
Clock Conditioning Circuitry Output Frequency f_{OUT_CCC}	0.75		250	MHz
Delay Increments in Programmable Delay Blocks ^{1, 2, 3}		360		ps
Number of Programmable Values in Each Programmable Delay Block			32	
Serial Clock (SCLK) for Dynamic PLL ⁴			100	MHz
Input cycle-to-cycle jitter (peak magnitude)			1	ns
Acquisition Time				
	LockControl = 0		300	μs
	LockControl = 1		6.0	ms
Tracking Jitter ⁵				
	LockControl = 0		25	ns
	LockControl = 1		1.5	ns

**Table 207 • Military ProASIC3/EL CCC/PLL Specification For Devices Operating at 1.2 V DC Core Voltage:
Applicable to A3PE600L and A3PE3000L Only (continued)**

Parameter	Min.	Typ.	Max.	Units
Output Duty Cycle	48.5		51.5	%
Delay Range in Block: Programmable Delay 1 ^{1,2}	1.2		15.65	ns
Delay Range in Block: Programmable Delay 2 ^{1,2}	0.025		15.65	ns
Delay Range in Block: Fixed Delay ^{1,2}		3.5		ns
CCC Output Peak-to-Peak Period Jitter F_{CCC_OUT}	Max. Peak-to-Peak Period Jitter ^{6,7}			
	SSO ≤ 2	SSO ≤ 4	SSO ≤ 8	SSO ≤ 16
0.75 MHz to 50 MHz	0.50%	0.60%	0.80%	1.60%
50 MHz to 160 MHz	2.50%	4.00%	6.00%	12.00%

1. This delay is a function of voltage and temperature. See Table 11, page 20 for deratings.
2. $T_J = 25^\circ\text{C}$, $V_{CC} = 1.2\text{ V}$.
3. When the CCC/PLL core is generated by Microsemi core generator software, not all delay values of the specified delay increments are available. Refer to the online help associated with the core for more information.
4. Maximum value obtained for a -1 speed grade device in worst-case military conditions. For specific junction temperature and voltage supply levels, refer to Table 11, page 20 for derating values.
5. Tracking jitter is defined as the variation in clock edge position of PLL outputs with reference to PLL input clock edge. Tracking jitter does not measure the variation in PLL output period, which is covered by period jitter parameter.
6. Measurements done with LVTTTL 3.3 V, 8 mA I/O drive strength and high slew rate. $V_{CC}/V_{CCPLL} = 1.14\text{V}$, VQ/PQ/TQ type of packages, 20 pF load.
7. Switching I/Os are placed outside of the PLL bank.


Table 208 • Military ProASIC3/EL CCC/PLL Specification For Devices Operating at 1.5 V DC Core Voltage

Parameter	Min.	Typ.	Max.	Units
Clock Conditioning Circuitry Input Frequency f_{IN_CCC}	1.5		350	MHz
Clock Conditioning Circuitry Output Frequency f_{OUT_CCC}	0.75		350	MHz
Delay Increments in Programmable Delay Blocks ^{1,2,3}		160		ps
Number of Programmable Values in Each Programmable Delay Block			32	
Serial Clock (SCLK) for Dynamic PLL ⁴			110	MHz
Input cycle-to-cycle jitter (peak magnitude)			1.5	ns
Acquisition Time	LockControl = 0			300 μs
	LockControl = 1			6.0 ms
Tracking Jitter ⁵	LockControl = 0			1.6 ns
	LockControl = 1			0.8 ns
Output Duty Cycle	48.5		51.5	%
Delay Range in Block: Programmable Delay 1 ^{1,2}	0.6		5.56	ns
Delay Range in Block: Programmable Delay 2 ^{1,2}	0.025		5.56	ns
Delay Range in Block: Fixed Delay ^{1,2}		2.2		ns
CCC Output Peak-to-Peak Period Jitter F_{CCC_OUT}	Max. Peak-to-Peak Period Jitter ^{6,7}			
	SSO ≤ 2	SSO ≤ 4	SSO ≤ 8	SSO ≤ 16

Table 208 • Military ProASIC3/EL CCC/PLL Specification For Devices Operating at 1.5 V DC Core Voltage

Parameter	Min.	Typ.	Max.	Units
0.75 MHz to 50 MHz	0.50%	0.50%	0.70%	1.00%
50 MHz to 250 MHz	1.00%	3.00%	5.00%	9.00%
250 MHz to 350 MHz	2.50%	4.00%	6.00%	12.00%

1. This delay is a function of voltage and temperature. See [Table 11](#), page 20 for deratings.
2. $T_j = 25^\circ\text{C}$, $V_{CC} = 1.5\text{ V}$.
3. When the CCC/PLL core is generated by Microsemi core generator software, not all delay values of the specified delay increments are available. Refer to the online help associated with the core for more information.
4. Maximum value obtained for a -1 speed grade device in worst-case military conditions. For specific junction temperature and voltage supply levels, refer to [Table 11](#), page 20 for derating values.
5. Tracking jitter is defined as the variation in clock edge position of PLL outputs with reference to PLL input clock edge. Tracking jitter does not measure the variation in PLL output period, which is covered by period jitter parameter.
6. Measurements done with LVTTTL 3.3 V, 8 mA I/O drive strength and high slew rate. $V_{CC}/V_{CCPLL} = 1.425\text{ V}$, VQ/PQ/TQ type of packages, 20 pF load.
7. Switching I/Os are placed outside of the PLL bank.


Figure 47 • Peak-to-Peak Jitter Definition

Note: Peak-to-peak jitter measurements are defined by $T_{\text{peak-to-peak}} = T_{\text{period_max}} - T_{\text{period_min}}$.

3.1.12 Embedded SRAM and FIFO Characteristics

3.1.12.1 SRAM

Figure 48 • RAM Models



3.1.12.2 Timing Waveforms

Figure 49 • RAM Read for Pass-Through Output




Figure 50 • RAM Read for Pipelined Output




Figure 51 • RAM Write, Output Retained (WMODE = 0)




Figure 52 • RAM Write, Output as Write Data (WMODE = 1)





Figure 53 • RAM Reset


3.1.12.3 Timing Characteristics

Table 209 • RAM4K9: Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, Worst-Case $V_{CC} = 1.14\text{ V}$ for A3PE600L and A3PE3000L

Parameter	Description	-1	Std.	Units
t_{AS}	Address setup time	0.35	0.41	ns
t_{AH}	Address hold time	0.00	0.00	ns
t_{ENS}	REN, WEN setup time	0.20	0.23	ns
t_{ENH}	REN, WEN hold time	0.13	0.16	ns
t_{BKS}	BLK setup time	0.32	0.38	ns
t_{BKH}	BLK hold time	0.03	0.03	ns
t_{DS}	Input data (DIN) setup time	0.25	0.30	ns
t_{DH}	Input data (DIN) hold time	0.00	0.00	ns
t_{CKQ1}	Clock High to new data valid on DOUT (output retained, WMODE = 0)	3.26	3.84	ns
	Clock High to new data valid on DOUT (flow-through, WMODE = 1)	2.47	2.91	ns
t_{CKQ2}	Clock High to new data valid on DOUT (pipelined)	1.24	1.46	ns
t_{C2CWWL}	Address collision clk-to-clk delay for reliable write after write on same address – applicable to closing edge	0.25	0.30	ns
t_{C2CRWH}	Address collision clk-to-clk delay for reliable read access after write on same address – applicable to opening edge	0.27	0.32	ns
t_{C2CRWH}	Address collision clk-to-clk delay for reliable write access after read on same address – applicable to opening edge	0.37	0.44	ns
t_{RSTBQ}	RESET Low to data out Low on DOUT (flow-through)	1.28	1.50	ns
	RESET Low to data out Low on DOUT (pipelined)	1.28	1.50	ns
$t_{REMRSTB}$	RESET removal	0.40	0.47	ns
$t_{RECRSTB}$	RESET recovery	2.08	2.44	ns
$t_{MPWRSTB}$	RESET minimum pulse width	0.66	0.76	ns
t_{CYC}	Clock cycle time	6.08	6.99	ns
F_{MAX}	Maximum frequency	164	143	MHz

Note: For specific junction temperature and voltage supply levels, refer to [Table 11](#), page 20 for derating values.

Table 210 • RAM4K9: Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, $V_{CC} = 1.425\text{ V}$ for A3PE600L and A3PE3000L

Parameter	Description	-1	Std.	Units
t_{AS}	Address setup time	0.26	0.31	ns
t_{AH}	Address hold time	0.00	0.00	ns
t_{ENS}	REN, WEN setup time	0.15	0.18	ns
t_{ENH}	REN, WEN hold time	0.10	0.12	ns
t_{BKS}	BLK setup time	0.25	0.29	ns
t_{BKH}	BLK hold time	0.02	0.02	ns
t_{DS}	Input data (DIN) setup time	0.19	0.23	ns
t_{DH}	Input data (DIN) hold time	0.00	0.00	ns
t_{CKQ1}	Clock HIGH to new data valid on DOUT (output retained, WMODE = 0)	2.50	2.93	ns
	Clock HIGH to new data valid on DOUT (flow-through, WMODE = 1)	1.89	2.22	ns
t_{CKQ2}	Clock HIGH to new data valid on DOUT (pipelined)	0.95	1.11	ns
t_{C2CWWL}	Address collision clk-to-clk delay for reliable write after write on same address – applicable to closing edge	0.24	0.29	ns
t_{C2CRWH}	Address collision clk-to-clk delay for reliable read access after write on same address – applicable to opening edge	0.20	0.24	ns
t_{C2CRWH}	Address collision clk-to-clk delay for reliable write access after read on same address – applicable to opening edge	0.25	0.30	ns
t_{RSTBQ}	RESET Low to data out Low on DOUT (flow-through)	0.98	1.15	ns
	RESET Low to data out Low on DOUT (pipelined)	0.98	1.15	ns
$t_{REMRSTB}$	RESET removal	0.30	0.36	ns
$t_{RECRSTB}$	RESET recovery	1.59	1.87	ns
$t_{MPWRSTB}$	RESET minimum pulse width	0.59	0.67	ns
t_{CYC}	Clock cycle time	5.39	6.20	ns
F_{MAX}	Maximum frequency	185	161	MHz

Note: For specific junction temperature and voltage supply levels, refer to [Table 11](#), page 20 for derating values.

Table 211 • RAM4K9: Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, Worst-Case $V_{CC} = 1.425\text{ V}$ for A3P250, A3P600, and A3P1000

Parameter	Description	-1	Std.	Units
t_{AS}	Address setup time	0.30	0.35	ns
t_{AH}	Address hold time	0.00	0.00	ns
t_{ENS}	REN, WEN setup time	0.17	0.20	ns
t_{ENH}	REN, WEN hold time	0.12	0.14	ns
t_{BKS}	BLK setup time	0.28	0.33	ns
t_{BKH}	BLK hold time	0.02	0.03	ns
t_{DS}	Input data (DIN) setup time	0.22	0.26	ns
t_{DH}	Input data (DIN) hold time	0.00	0.00	ns

Table 211 • RAM4K9: Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, Worst-Case VCC = 1.425 V for A3P250, A3P600, and A3P1000 (continued)

Parameter	Description	-1	Std.	Units
t_{CKQ1}	Clock High to new data valid on DOUT (output retained, WMODE = 0)	2.84	2.53	ns
	Clock High to new data valid on DOUT (flow-through, WMODE = 1)	2.15	3.33	ns
t_{CKQ2}	Clock High to new data valid on DOUT (pipelined)	1.08	1.27	ns
t_{C2CWWL}	Address collision clk-to-clk delay for reliable write after write on same address – applicable to closing edge	0.28	0.33	ns
t_{C2CWWH}	Address collision clk-to-clk delay for reliable write after write on same address – applicable to rising edge	0.26	0.30	ns
t_{C2CRWH}	Address collision clk-to-clk delay for reliable read access after write on same address – applicable to opening edge	0.38	0.45	ns
t_{C2CWRH}	Address collision clk-to-clk delay for reliable write access after read on same address – applicable to opening edge	0.42	0.49	ns
t_{RSTBQ}	RESET Low to data out Low on DOUT (flow-through)	1.11	1.31	ns
	RESET Low to data out Low on DOUT (pipelined)	1.11	1.31	ns
$t_{REMRSTB}$	RESET removal	0.34	0.40	ns
$t_{RECRSTB}$	RESET recovery	1.81	2.12	ns
$t_{MPWRSTB}$	RESET minimum pulse width	0.26	0.30	ns
t_{CYC}	Clock cycle time	3.89	4.57	ns
F_{MAX}	Maximum frequency	257	219	MHz

Note: For specific junction temperature and voltage supply levels, refer to [Table 12](#), page 20 for derating values.

Table 212 • RAM512X18: Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, Worst-Case VCC = 1.14 V for A3PE600L and A3PE3000L

Parameter	Description	-1	Std.	Units
t_{AS}	Address setup time	0.35	0.41	ns
t_{AH}	Address hold time	0.00	0.00	ns
t_{ENS}	REN, WEN setup time	0.13	0.15	ns
t_{ENH}	REN, WEN hold time	0.08	0.09	ns
t_{DS}	Input data (WD) setup time	0.25	0.30	ns
t_{DH}	Input data (WD) hold time	0.00	0.00	ns
t_{CKQ1}	Clock High to new data valid on RD (output retained, WMODE = 0)	2.99	3.52	ns
	Clock High to new data valid on RD (pipelined)	1.24	1.46	ns
t_{C2CRWH}	Address collision clk-to-clk delay for reliable read access after write on same address – applicable to opening edge	0.25	0.29	ns
t_{C2CWRH}	Address collision clk-to-clk delay for reliable write access after read on same address – applicable to opening edge	0.31	0.36	ns
t_{RSTBQ}	RESET Low to data out Low on RD (flow through)	1.28	1.50	ns
	RESET Low to data out Low on RD (pipelined)	1.28	1.50	ns
$t_{REMRSTB}$	RESET removal	0.40	0.47	ns

Table 212 • RAM512X18: Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, Worst-Case $V_{CC} = 1.14\text{ V}$ for A3PE600L and A3PE3000L (continued)

Parameter	Description	-1	Std.	Units
$t_{RECRSTB}$	RESET recovery	2.08	2.44	ns
$t_{MPWRSTB}$	RESET minimum pulse width	0.66	0.76	ns
t_{CYC}	Clock cycle time	6.08	6.99	ns
F_{MAX}	Maximum frequency	164	143	MHz

Note: For specific junction temperature and voltage supply levels, refer to [Table 11](#), page 20 for derating values.

Table 213 • RAM512X18: Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, $V_{CC} = 1.425\text{ V}$ for A3PE600L and A3PE3000L

Parameter	Description	-1	Std.	Units
t_{AS}	Address setup time	0.26	0.31	ns
t_{AH}	Address hold time	0.00	0.00	ns
t_{ENS}	REN, WEN setup time	0.10	0.11	ns
t_{ENH}	REN, WEN hold time	0.06	0.07	ns
t_{DS}	Input data (WD) setup time	0.19	0.23	ns
t_{DH}	Input data (WD) hold time	0.00	0.00	ns
t_{CKQ1}	Clock High to new data valid on RD (output retained, WMODE = 0)	2.29	2.69	ns
t_{CKQ2}	Clock High to new data valid on RD (pipelined)	0.95	1.12	ns
t_{C2CRWH}	Address collision clk-to-clk delay for reliable read access after write on same address – applicable to opening edge	0.18	0.21	ns
t_{C2CWRH}	Address collision clk-to-clk delay for reliable write access after read on same address – applicable to opening edge	0.21	0.25	ns
t_{RSTBQ}	RESET Low to data out Low on RD (flow through)	0.98	1.15	ns
	RESET Low to data out Low on RD (pipelined)	0.98	1.15	ns
$t_{REMRSTB}$	RESET removal	0.30	0.36	ns
$t_{RECRSTB}$	RESET recovery	1.59	1.87	ns
$t_{MPWRSTB}$	RESET minimum pulse width	0.59	0.67	ns
t_{CYC}	Clock cycle time	5.39	6.20	ns
F_{MAX}	Maximum frequency	185	161	MHz

Note: For specific junction temperature and voltage supply levels, refer to [Table 11](#), page 20 for derating values.

Table 214 • RAM512X18: Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, Worst-Case $V_{CC} = 1.425\text{ V}$ for A3P250, A3P600, and A3P1000

Parameter	Description	-1	Std.	Units
t_{AS}	Address setup time	0.30	0.35	ns
t_{AH}	Address hold time	0.00	0.00	ns
t_{ENS}	REN, WEN setup time	0.11	0.13	ns
t_{ENH}	REN, WEN hold time	0.07	0.08	ns


Table 214 • RAM512X18: Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, Worst-Case $V_{CC} = 1.425\text{ V}$ for A3P250, A3P600, and A3P1000 (continued)

Parameter	Description	-1	Std.	Units
t_{DS}	Input data (WD) setup time	0.22	0.26	ns
t_{DH}	Input data (WD) hold time	0.00	0.00	ns
t_{CKQ1}	Clock High to new data valid on RD (output retained, WMODE = 0)	2.60	3.06	ns
t_{CKQ2}	Clock High to new data valid on RD (pipelined)	1.08	1.27	ns
t_{C2CRWH}	Address collision clk-to-clk delay for reliable read access after write on same address – applicable to opening edge	0.43	0.50	ns
t_{C2CWRH}	Address collision clk-to-clk delay for reliable write access after read on same address – applicable to opening edge	0.50	0.59	ns
t_{RSTBQ}	RESET Low to data out Low on RD (flow through)	1.11	1.31	ns
	RESET Low to data out Low on RD (pipelined)	1.11	1.31	ns
$t_{REMRSTB}$	RESET removal	0.34	0.40	ns
$t_{RECRSTB}$	RESET recovery	1.81	2.12	ns
$t_{MPWRSTB}$	RESET minimum pulse width	0.26	0.30	ns
t_{CYC}	Clock cycle time	3.89	4.57	ns
F_{MAX}	Maximum frequency	257	219	MHz

Note: For specific junction temperature and voltage supply levels, refer to [Table 12](#), page 20 for derating values.

3.1.12.4 FIFO

Figure 54 • FIFO Model



3.1.12.5 Timing Waveforms

Figure 55 • FIFO Reset




Figure 56 • FIFO EMPTY Flag and AEMPTY Flag Assertion




Figure 57 • FIFO FULL Flag and AFULL Flag Assertion




Figure 58 • FIFO EMPTY Flag and AEMPTY Flag Deassertion





Figure 59 • FIFO FULL Flag and AFULL Flag Deassertion



3.1.12.6 Timing Characteristics

Table 215 • FIFO Worst Military-Case Conditions: $T_J = 125^\circ\text{C}$, $V_{CC} = 1.14\text{ V}$ for A3PE600L and A3PE3000L

Parameter	Description	-1	Std.	Units
t_{ENS}	REN, WEN Setup Time	1.91	2.24	ns
t_{ENH}	REN, WEN Hold Time	0.03	0.03	ns
t_{BKS}	BLK Setup Time	0.40	0.47	ns

Table 215 • FIFO Worst Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, $V_{CC} = 1.14\text{ V}$ for A3PE600L and A3PE3000L

Parameter	Description	-1	Std.	Units
t_{BKH}	BLK Hold Time	0.00	0.00	ns
t_{DS}	Input Data (WD) Setup Time	0.25	0.30	ns
t_{DH}	Input Data (WD) Hold Time	0.00	0.00	ns
t_{CKQ1}	Clock HIGH to New Data Valid on RD (flow-through)	3.26	3.84	ns
t_{CKQ2}	Clock HIGH to New Data Valid on RD (pipelined)	1.24	1.46	ns
t_{RCKEF}	RCLK HIGH to Empty Flag Valid	2.38	2.80	ns
t_{WCKFF}	WCLK HIGH to Full Flag Valid	2.26	2.66	ns
t_{CKAF}	Clock HIGH to Almost Empty/Full Flag Valid	8.57	10.08	ns
t_{RSTFG}	RESET LOW to Empty/Full Flag Valid	2.34	2.76	ns
t_{RSTAF}	RESET LOW to Almost Empty/Full Flag Valid	8.48	9.97	ns
t_{RSTBQ}	RESET LOW to Data Out LOW on RD (flow-through)	1.28	1.50	ns
	RESET LOW to Data Out LOW on RD (pipelined)	1.28	1.50	ns
$t_{REMRSTB}$	RESET Removal	0.40	0.47	ns
$t_{RECRSTB}$	RESET Recovery	2.08	2.44	ns
$t_{MPWRSTB}$	RESET Minimum Pulse Width	0.66	0.76	ns
t_{CYC}	Clock Cycle Time	6.08	6.99	ns
F_{MAX}	Maximum Frequency for FIFO	164	143	MHz

Note: For specific junction temperature and voltage supply levels, refer to [Table 11](#), page 20 for derating values.

Table 216 • FIFO Worst Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, $V_{CC} = 1.425\text{ V}$ for A3PE600L and A3PE3000L

Parameter	Description	-1	Std.	Units
t_{ENS}	REN, WEN Setup Time	1.46	1.71	ns
t_{ENH}	REN, WEN Hold Time	0.02	0.02	ns
t_{BKS}	BLK Setup Time	0.40	0.47	ns
t_{BKH}	BLK Hold Time	0.00	0.00	ns
t_{DS}	Input Data (WD) Setup Time	0.19	0.23	ns
t_{DH}	Input Data (WD) Hold Time	0.00	0.00	ns
t_{CKQ1}	Clock HIGH to New Data Valid on RD (flow-through)	2.50	2.93	ns
t_{CKQ2}	Clock HIGH to New Data Valid on RD (pipelined)	0.95	1.11	ns
t_{RCKEF}	RCLK HIGH to Empty Flag Valid	1.82	2.14	ns
t_{WCKFF}	WCLK HIGH to Full Flag Valid	1.73	2.03	ns
t_{CKAF}	Clock HIGH to Almost Empty/Full Flag Valid	6.56	7.71	ns
t_{RSTFG}	RESET LOW to Empty/Full Flag Valid	1.79	2.11	ns
t_{RSTAF}	RESET LOW to Almost Empty/Full Flag Valid	6.49	7.63	ns
t_{RSTBQ}	RESET LOW to Data Out LOW on RD (flow-through)	0.98	1.15	ns
	RESET LOW to Data Out LOW on RD (pipelined)	0.98	1.15	ns
$t_{REMRSTB}$	RESET Removal	0.30	0.36	ns

Table 216 • FIFO Worst Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, $V_{CC} = 1.425\text{ V}$ for A3PE600L and A3PE3000L

Parameter	Description	-1	Std.	Units
$t_{RECRSTB}$	RESET Recovery	1.59	1.87	ns
$t_{MPWRSTB}$	RESET Minimum Pulse Width	0.59	0.67	ns
t_{CYC}	Clock Cycle Time	5.39	6.20	ns
F_{MAX}	Maximum Frequency for FIFO	185	161	MHz

Note: For specific junction temperature and voltage supply levels, refer to [Table 11](#), page 20 for derating values.

Table 217 • FIFO Worst Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, $V_{CC} = 1.425\text{ V}$ for A3P1000

Parameter	Description	-1	Std.	Units
t_{ENS}	REN, WEN Setup Time	1.66	1.95	ns
t_{ENH}	REN, WEN Hold Time	0.00	0.00	ns
t_{BKS}	BLK Setup Time	1.66	1.95	ns
t_{BKH}	BLK Hold Time	0.00	0.00	ns
t_{DS}	Input Data (WD) Setup Time	0.22	0.26	ns
t_{DH}	Input Data (WD) Hold Time	0.00	0.00	ns
t_{CKQ1}	Clock HIGH to New Data Valid on RD (flow-through)	2.84	3.33	ns
t_{CKQ2}	Clock HIGH to New Data Valid on RD (pipelined)	1.08	1.27	ns
t_{RCKEF}	RCLK HIGH to Empty Flag Valid	2.07	2.43	ns
t_{WCKFF}	WCLK HIGH to Full Flag Valid	1.96	2.31	ns
t_{CKAF}	Clock HIGH to Almost Empty/Full Flag Valid	7.45	8.76	ns
t_{RSTFG}	RESET LOW to Empty/Full Flag Valid	2.04	2.40	ns
t_{RSTAF}	RESET LOW to Almost Empty/Full Flag Valid	7.38	8.67	ns
t_{RSTBQ}	RESET LOW to Data Out LOW on RD (flow-through)	1.11	1.31	ns
	RESET LOW to Data Out LOW on RD (pipelined)	1.11	1.31	ns
$t_{REMRSTB}$	RESET Removal	0.34	0.40	ns
$t_{RECRSTB}$	RESET Recovery	1.81	2.12	ns
$t_{MPWRSTB}$	RESET Minimum Pulse Width	0.26	0.30	ns
t_{CYC}	Clock Cycle Time	3.89	4.57	ns
F_{MAX}	Maximum Frequency for FIFO	257	219	MHz

Note: For specific junction temperature and voltage supply levels, refer to [Table 12](#), page 20 for derating values.

Table 218 • FIFO Worst Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, $V_{CC} = 1.425\text{ V}$ for A3P250 (256×16)

Parameter	Description	-1	Std.	Units
t_{ENS}	REN, WEN Setup Time	3.92	4.61	ns
t_{ENH}	REN, WEN Hold Time	0.00	0.00	ns
t_{BKS}	BLK Setup Time	1.66	1.95	ns
t_{BKH}	BLK Hold Time	0.00	0.00	ns

Table 218 • FIFO Worst Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, $V_{CC} = 1.425\text{ V}$ for A3P250 (256×16) (continued)

Parameter	Description	-1	Std.	Units
t_{DS}	Input Data (WD) Setup Time	0.22	0.26	ns
t_{DH}	Input Data (WD) Hold Time	0.00	0.00	ns
t_{CKQ1}	Clock HIGH to New Data Valid on RD (flow-through)	2.61	3.06	ns
t_{CKQ2}	Clock HIGH to New Data Valid on RD (pipelined)	1.14	1.34	ns
t_{RCKEF}	RCLK HIGH to Empty Flag Valid	2.07	2.43	ns
t_{WCKFF}	WCLK HIGH to Full Flag Valid	1.96	2.31	ns
t_{CKAF}	Clock HIGH to Almost Empty/Full Flag Valid	7.45	8.76	ns
t_{RSTFG}	RESET LOW to Empty/Full Flag Valid	2.04	2.40	ns
t_{RSTAF}	RESET LOW to Almost Empty/Full Flag Valid	7.38	8.67	ns
t_{RSTBQ}	RESET LOW to Data Out LOW on RD (flow-through)	1.11	1.31	ns
	RESET LOW to Data Out LOW on RD (pipelined)	1.11	1.31	ns
$t_{REMRSTB}$	RESET Removal	0.34	0.40	ns
$t_{RECRSTB}$	RESET Recovery	1.81	2.12	ns
$t_{MPWRSTB}$	RESET Minimum Pulse Width	0.26	0.30	ns
t_{CYC}	Clock Cycle Time	3.89	4.57	ns
F_{MAX}	Maximum Frequency for FIFO	257	219	MHz

Note: For specific junction temperature and voltage supply levels, refer to [Table 12](#), page 20 for derating values.

Table 219 • FIFO Worst Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, $V_{CC} = 1.425\text{ V}$ for A3P250 (512×8)

Parameter	Description	-1	Std.	Units
t_{ENS}	REN, WEN Setup Time	4.52	5.31	ns
t_{ENH}	REN, WEN Hold Time	0.00	0.00	ns
t_{BKS}	BLK Setup Time	1.66	1.95	ns
t_{BKH}	BLK Hold Time	0.00	0.00	ns
t_{DS}	Input Data (WD) Setup Time	0.22	0.26	ns
t_{DH}	Input Data (WD) Hold Time	0.00	0.00	ns
t_{CKQ1}	Clock HIGH to New Data Valid on RD (flow-through)	2.61	3.06	ns
t_{CKQ2}	Clock HIGH to New Data Valid on RD (pipelined)	1.14	1.34	ns
t_{RCKEF}	RCLK HIGH to Empty Flag Valid	2.07	2.43	ns
t_{WCKFF}	WCLK HIGH to Full Flag Valid	1.96	2.31	ns
t_{CKAF}	Clock HIGH to Almost Empty/Full Flag Valid	7.45	8.76	ns
t_{RSTFG}	RESET LOW to Empty/Full Flag Valid	2.04	2.40	ns
t_{RSTAF}	RESET LOW to Almost Empty/Full Flag Valid	7.38	8.67	ns
t_{RSTBQ}	RESET LOW to Data Out LOW on RD (flow-through)	1.11	1.31	ns
	RESET LOW to Data Out LOW on RD (pipelined)	1.11	1.31	ns
$t_{REMRSTB}$	RESET Removal	0.34	0.40	ns
$t_{RECRSTB}$	RESET Recovery	1.81	2.12	ns

Table 219 • FIFO Worst Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, $V_{CC} = 1.425\text{ V}$ for A3P250 (512x8) (continued)

Parameter	Description	-1	Std.	Units
$t_{MPWRSTB}$	RESET Minimum Pulse Width	0.26	0.30	ns
t_{CYC}	Clock Cycle Time	3.89	4.57	ns
F_{MAX}	Maximum Frequency for FIFO	257	219	MHz

Note: For specific junction temperature and voltage supply levels, refer to [Table 12](#), page 20 for derating values.

Table 220 • FIFO Worst Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, $V_{CC} = 1.425\text{ V}$ for A3P250 (1kx4)

Parameter	Description	-1	Std.	Units
t_{ENS}	REN, WEN Setup Time	4.88	5.73	ns
t_{ENH}	REN, WEN Hold Time	0.00	0.00	ns
t_{BKS}	BLK Setup Time	1.66	1.95	ns
t_{BKH}	BLK Hold Time	0.00	0.00	ns
t_{DS}	Input Data (WD) Setup Time	0.22	0.26	ns
t_{DH}	Input Data (WD) Hold Time	0.00	0.00	ns
t_{CKQ1}	Clock HIGH to New Data Valid on RD (flow-through)	2.84	3.33	ns
t_{CKQ2}	Clock HIGH to New Data Valid on RD (pipelined)	1.08	1.27	ns
t_{RCKEF}	RCLK HIGH to Empty Flag Valid	2.07	2.43	ns
t_{WCKFF}	WCLK HIGH to Full Flag Valid	1.96	2.31	ns
t_{CKAF}	Clock HIGH to Almost Empty/Full Flag Valid	7.45	8.76	ns
t_{RSTFG}	RESET LOW to Empty/Full Flag Valid	2.04	2.40	ns
t_{RSTAF}	RESET LOW to Almost Empty/Full Flag Valid	7.38	8.67	ns
t_{RSTBQ}	RESET LOW to Data Out LOW on RD (flow-through)	1.11	1.31	ns
	RESET LOW to Data Out LOW on RD (pipelined)	1.11	1.31	ns
$t_{REMRSTB}$	RESET Removal	0.34	0.40	ns
$t_{RECRSTB}$	RESET Recovery	1.81	2.12	ns
$t_{MPWRSTB}$	RESET Minimum Pulse Width	0.26	0.30	ns
t_{CYC}	Clock Cycle Time	3.89	4.57	ns
F_{MAX}	Maximum Frequency for FIFO	257	219	MHz

Note: For specific junction temperature and voltage supply levels, refer to [Table 12](#), page 20 for derating values.

Table 221 • FIFO Worst Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, $V_{CC} = 1.425\text{ V}$ for A3P250 (2kx2)

Parameter	Description	-1	Std.	Units
t_{ENS}	REN, WEN Setup Time	5.28	6.21	ns
t_{ENH}	REN, WEN Hold Time	0.00	0.00	ns
t_{BKS}	BLK Setup Time	1.66	1.95	ns
t_{BKH}	BLK Hold Time	0.00	0.00	ns
t_{DS}	Input Data (WD) Setup Time	0.22	0.26	ns

Table 221 • FIFO Worst Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, $V_{CC} = 1.425\text{ V}$ for A3P250 (2k×2) (continued)

Parameter	Description	-1	Std.	Units
t_{DH}	Input Data (WD) Hold Time	0.00	0.00	ns
t_{CKQ1}	Clock HIGH to New Data Valid on RD (flow-through)	2.84	3.33	ns
t_{CKQ2}	Clock HIGH to New Data Valid on RD (pipelined)	1.08	1.27	ns
t_{RCKEF}	RCLK HIGH to Empty Flag Valid	2.07	2.43	ns
t_{WCKFF}	WCLK HIGH to Full Flag Valid	1.96	2.31	ns
t_{CKAF}	Clock HIGH to Almost Empty/Full Flag Valid	7.45	8.76	ns
t_{RSTFG}	RESET LOW to Empty/Full Flag Valid	2.04	2.40	ns
t_{RSTAF}	RESET LOW to Almost Empty/Full Flag Valid	7.38	8.67	ns
t_{RSTBQ}	RESET LOW to Data Out LOW on RD (flow-through)	1.11	1.31	ns
	RESET LOW to Data Out LOW on RD (pipelined)	1.11	1.31	ns
$t_{REMRSTB}$	RESET Removal	0.34	0.40	ns
$t_{RECRSTB}$	RESET Recovery	1.81	2.12	ns
$t_{MPWRSTB}$	RESET Minimum Pulse Width	0.26	0.30	ns
t_{CYC}	Clock Cycle Time	3.89	4.57	ns
F_{MAX}	Maximum Frequency for FIFO	257	219	MHz

Note: For specific junction temperature and voltage supply levels, refer to [Table 12](#), page 20 for derating values.

Table 222 • FIFO Worst Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, $V_{CC} = 1.425\text{ V}$ for A3P250 (4k×1)


Parameter	Description	-1	Std.	Units
t_{ENS}	REN, WEN Setup Time	5.85	6.87	ns
t_{ENH}	REN, WEN Hold Time	0.00	0.00	ns
t_{BKS}	BLK Setup Time	1.66	1.95	ns
t_{BKH}	BLK Hold Time	0.00	0.00	ns
t_{DS}	Input Data (WD) Setup Time	0.22	0.26	ns
t_{DH}	Input Data (WD) Hold Time	0.00	0.00	ns
t_{CKQ1}	Clock HIGH to New Data Valid on RD (flow-through)	2.84	3.33	ns
t_{CKQ2}	Clock HIGH to New Data Valid on RD (pipelined)	1.08	1.27	ns
t_{RCKEF}	RCLK HIGH to Empty Flag Valid	2.07	2.43	ns
t_{WCKFF}	WCLK HIGH to Full Flag Valid	1.96	2.31	ns
t_{CKAF}	Clock HIGH to Almost Empty/Full Flag Valid	7.45	8.76	ns
t_{RSTFG}	RESET LOW to Empty/Full Flag Valid	2.04	2.40	ns
t_{RSTAF}	RESET LOW to Almost Empty/Full Flag Valid	7.38	8.67	ns
t_{RSTBQ}	RESET LOW to Data Out LOW on RD (flow-through)	1.11	1.31	ns
	RESET LOW to Data Out LOW on RD (pipelined)	1.11	1.31	ns
$t_{REMRSTB}$	RESET Removal	0.34	0.40	ns
$t_{RECRSTB}$	RESET Recovery	1.81	2.12	ns
$t_{MPWRSTB}$	RESET Minimum Pulse Width	0.26	0.30	ns

Table 222 • FIFO Worst Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, $V_{CC} = 1.425\text{ V}$ for A3P250 (4k×1) (continued)

Parameter	Description	-1	Std.	Units
t_{CYC}	Clock Cycle Time	3.89	4.57	ns
F_{MAX}	Maximum Frequency for FIFO	257	219	MHz

Note: For specific junction temperature and voltage supply levels, refer to Table 12, page 20 for derating values.

3.1.13 Embedded FlashROM Characteristics

Figure 60 • Timing Diagram

3.1.13.1 Timing Characteristics

Table 223 • Embedded FlashROM Access Time Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, Worst-Case $V_{CC} = 1.14\text{ V}$ for A3PE600L and A3PE3000L

Parameter	Description	-1	Std.	Units
t_{SU}	Address Setup Time	0.74	0.87	ns
t_{HOLD}	Address Hold Time	0.00	0.00	ns
t_{CK2Q}	Clock to Out	16.18	19.02	ns
F_{MAX}	Maximum Clock Frequency	15	15	MHz

Note: For specific junction temperature and voltage supply levels, refer to Table 11, page 20 for derating values.

Table 224 • Embedded FlashROM Access Time Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, $V_{CC} = 1.425\text{ V}$ for A3PE600L and A3PE3000L

Parameter	Description	-1	Std.	Units
t_{SU}	Address Setup Time	0.58	0.68	ns
t_{HOLD}	Address Hold Time	0.00	0.00	ns
t_{CK2Q}	Clock to Out	12.77	15.01	ns
F_{MAX}	Maximum Clock Frequency	15	15	MHz

Note: For specific junction temperature and voltage supply levels, refer to Table 11, page 20 for derating values.

Table 225 • Embedded FlashROM Access Time Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, Worst-Case $V_{CC} = 1.425\text{ V}$ for A3P250, A3P600, and A3P1000

Parameter	Description	-1	Std.	Units
t_{SU}	Address Setup Time	0.64	0.75	ns
t_{HOLD}	Address Hold Time	0.00	0.00	ns
t_{CK2Q}	Clock to Out	19.54	22.97	ns
F_{MAX}	Maximum Clock Frequency	15	15	MHz

Note: For specific junction temperature and voltage supply levels, refer to [Table 12](#), page 20 for derating values.

3.1.14 JTAG 1532 Characteristics

JTAG timing delays do not include JTAG I/Os. To obtain complete JTAG timing, add I/O buffer delays to the corresponding standard selected; refer to the I/O timing characteristics in the [User I/O Characteristics](#), page 31 for more details.

3.1.14.1 Timing Characteristics

Table 226 • JTAG 1532 Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, Worst-Case $V_{CC} = 1.14\text{ V}$ for A3PE600L and A3PE3000L

Parameter	Description	-1	Std.	Units
t_{DISU}	Test Data Input Setup Time	0.80	0.94	ns
t_{DIHD}	Test Data Input Hold Time	1.60	1.88	ns
t_{TMSSU}	Test Mode Select Setup Time	0.80	0.94	ns
t_{TMDHD}	Test Mode Select Hold Time	1.60	1.88	ns
t_{TCK2Q}	Clock to Q (data out)	6.39	7.52	ns
t_{RSTB2Q}	Reset to Q (data out)	26.63	31.33	ns
F_{TCKMAX}	TCK Maximum Frequency	18.70	15.90	MHz
$t_{TRSTREM}$	ResetB Removal Time	0.48	0.56	ns
$t_{TRSTREC}$	ResetB Recovery Time	0.00	0.00	ns
$t_{TRSTMPW}$	ResetB Minimum Pulse	TBD	TBD	ns

Note: For specific junction temperature and voltage supply levels, refer to [Table 11](#), page 20 for derating values.

Table 227 • JTAG 1532: Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, Worst-Case $V_{CC} = 1.425\text{ V}$ for All Dies

Parameter	Description	-1	Std.	Units
t_{DISU}	Test Data Input Setup Time	0.60	0.71	ns
t_{DIHD}	Test Data Input Hold Time	1.21	1.42	ns
t_{TMSSU}	Test Mode Select Setup Time	0.60	0.71	ns
t_{TMDHD}	Test Mode Select Hold Time	1.21	1.42	ns
t_{TCK2Q}	Clock to Q (data out)	6.04	7.10	ns
t_{RSTB2Q}	Reset to Q (data out)	24.15	28.41	ns
F_{TCKMAX}	TCK Maximum Frequency	22.00	19.00	MHz

Table 227 • JTAG 1532: Military-Case Conditions: $T_J = 125\text{ }^\circ\text{C}$, Worst-Case $V_{CC} = 1.425\text{ V}$ for All Dies

Parameter	Description	-1	Std.	Units
$t_{TRSTREM}$	ResetB Removal Time	0.00	0.00	ns
$t_{TRSTREC}$	ResetB Recovery Time	0.24	0.28	ns
$t_{TRSTMPW}$	ResetB Minimum Pulse	TBD	TBD	ns

Note: For specific junction temperature and voltage supply levels, refer to [Table 11](#), page 20 for derating values.

4 Pin Descriptions and Packaging

4.1 Supply Pins

4.1.1 GND Ground

Ground supply voltage to the core, I/O outputs, and I/O logic.

4.1.2 GNDQ Ground (quiet)

Quiet ground supply voltage to input buffers of I/O banks. Within the package, the GNDQ plane is decoupled from the simultaneous switching noise originated from the output buffer ground domain. This minimizes the noise transfer within the package and improves input signal integrity. GNDQ must always be connected to GND on the board.

4.1.3 VCC Core Supply Voltage

Supply voltage to the FPGA core, nominally 1.5 V for A3P250, A3P600, and A3P100 devices and 1.2 V or 1.5 V for A3PE600L and A3PE3000L devices. VCC is required for powering the JTAG state machine in addition to VJTAG. Even when a device is in bypass mode in a JTAG chain of interconnected devices, both VCC and VJTAG must remain powered to allow JTAG signals to pass through the device.

For A3PE600L and A3PE3000L devices, VCC can be switched dynamically from 1.2 V to 1.5 V or vice versa. This allows in-system programming (ISP) when VCC is at 1.5 V and the benefit of low power operation when VCC is at 1.2 V.

4.1.4 VCCIBx I/O Supply Voltage

Supply voltage to the bank's I/O output buffers and I/O logic. Bx is the I/O bank number. There are up to eight I/O banks on low power flash devices plus a dedicated VJTAG bank. Each bank can have a separate VCCI connection. All I/Os in a bank will run off the same VCCIBx supply. VCCI can be 1.5 V, 1.8 V, 2.5 V, or 3.3 V, nominal voltage. Unused I/O banks should have their corresponding VCCI pins tied to GND.

4.1.5 VMVx I/O Supply Voltage (quiet)

Quiet supply voltage to the input buffers of each I/O bank. x is the bank number. Within each I/O bank, the VMV and VCCI are connected to each other to improve the ESD discharge path for any I/O pin against its VMV pin. Each bank must have at least one VMV connection, and no VMV should be left unconnected. All I/Os in a bank run off the same VMVx supply. VMV is used to provide a quiet supply voltage to the input buffers of each I/O bank. VMVx can be 1.2 V (A3PE600L and A3PE3000L only), 1.5 V, 1.8 V, 2.5 V, or 3.3 V, nominal voltage. Unused I/O banks should have their corresponding VMV pins tied to GND. VMV and VCCI should be at the same voltage within a given I/O bank. Used VMV pins must be connected to the corresponding VCCI pins of the same bank (i.e., VMV0 to VCCIB0, VMV1 to VCCIB1, etc.).

4.1.6 VCCPLA/B/C/D/E/F PLL Supply Voltage

Supply voltage to analog PLL, nominally 1.5 V or 1.2 V, depending on the device.

- 1.5 V for A3P250, A3P600, and A3P1000 devices
- 1.2 V or 1.5 V for A3PE600L or A3PE3000L devices

When the PLLs are not used, the Microsemi Designer place-and-route tool automatically disables the unused PLLs to lower power consumption. The user should tie unused VCCPLx and VCOMPLx pins to ground. Microsemi recommends tying VCCPLx to VCC and using proper filtering circuits to decouple VCC noise from the PLLs. Refer to the PLL Power Supply Decoupling section of the "Clock Conditioning Circuits in Low Power Flash Devices and Mixed Signal FPGAs" chapter of the *Military ProASIC3/EL Device Family User's Guide* for a complete board solution for the PLL analog power supply and ground.

- There is one VCCPLF pin on A3P250, A3P600, and A3P1000 devices.

- There are six VCCPLX pins on A3PE600L and A3PE3000L devices.

4.1.7 VCOMPLA/B/C/D/E/F PLL Ground

Ground to analog PLL power supplies. When the PLLs are not used, the Microsemi Designer place-and-route tool automatically disables the unused PLLs to lower power consumption. The user should tie unused VCCPLx and VCOMPLx pins to ground.

- There is one VCOMPLF pin on A3P250, A3P600, and A3P1000 devices.
- There are six VCOMPL pins (PLL ground) on A3PE600L and A3PE3000L devices.

4.1.8 VJTAG JTAG Supply Voltage

Military ProASIC3/EL devices have a separate bank for the dedicated JTAG pins. The JTAG pins can be run at any voltage from 1.5 V to 3.3 V (nominal). Isolating the JTAG power supply in a separate I/O bank gives greater flexibility in supply selection and simplifies power supply and PCB design. If the JTAG interface is neither used nor planned for use, the VJTAG pin together with the TRST pin could be tied to GND. It should be noted that VCC is required to be powered for JTAG operation; VJTAG alone is insufficient. If a device is in a JTAG chain of interconnected boards, the board containing the device can be powered down, provided both VJTAG and VCC to the part remain powered; otherwise, JTAG signals will not be able to transition the device, even in bypass mode.

Microsemi recommends that VPUMP and VJTAG power supplies be kept separate with independent filtering capacitors rather than supplying them from a common rail.

4.1.9 VPUMP Programming Supply Voltage

A3P250, A3P600, and A3P1000 devices support single-voltage ISP of the configuration flash and FlashROM. For programming, VPUMP should be 3.3 V nominal. During normal device operation, VPUMP can be left floating or can be tied (pulled up) to any voltage between 0 V and the VPUMP maximum. Programming power supply voltage (VPUMP) range is listed in [Table 7](#), page 15.

When the VPUMP pin is tied to ground, it will shut off the charge pump circuitry, resulting in no sources of oscillation from the charge pump circuitry.

For proper programming, 0.01 μ F and 0.33 μ F capacitors (both rated at 16 V) are to be connected in parallel across VPUMP and GND, and positioned as close to the FPGA pins as possible.

Microsemi recommends that VPUMP and VJTAG power supplies be kept separate with independent filtering capacitors rather than supplying them from a common rail.

4.2 User-Defined Supply Pins

4.2.1 VREF I/O Voltage Reference

Reference voltage for I/O minibanks in A3PE600L and A3PE3000L devices. VREF pins are configured by the user from regular I/Os, and any I/O in a bank, except JTAG I/Os, can be designated the voltage reference I/O. Only certain I/O standards require a voltage reference—HSTL (I) and (II), SSTL2 (I) and (II), SSTL3 (I) and (II), and GTL/GTL+. One VREF pin can support the number of I/Os available in its minibank.

4.3 User Pins

4.3.1 I/O—User Input/Output

The I/O pin functions as an input, output, tristate, or bidirectional buffer. Input and output signal levels are compatible with the I/O standard selected.

During programming, I/Os become tristated and weakly pulled up to VCCI. With VCCI, VMV, and VCC supplies continuously powered up, when the device transitions from programming to operating mode, the I/Os are instantly configured to the desired user configuration.

Unused I/Os are configured as follows:

- Output buffer is disabled (with tristate value of high impedance)

- Input buffer is disabled (with tristate value of high impedance)
- Weak pull-up is programmed

4.3.2 GL—Globals

GL I/Os have access to certain clock conditioning circuitry (and the PLL) and/or have direct access to the global network (spines). Additionally, the global I/Os can be used as regular I/Os, since they have identical capabilities. Unused GL pins are configured as inputs with pull-up resistors.

See more detailed descriptions of global I/O connectivity in the "Clock Conditioning Circuits in Low Power Flash Devices and Mixed Signal FPGAs" chapter of the *Military ProASIC3/EL FPGA Fabric User's Guide*. All inputs labeled GC/GF are direct inputs into the quadrant clocks. For example, if GAA0 is used for an input, GAA1 and GAA2 are no longer available for input to the quadrant globals. All inputs labeled GC/GF are direct inputs into the chip-level globals, and the rest are connected to the quadrant globals. The inputs to the global network are multiplexed, and only one input can be used as a global input.

Refer to the "I/O Structures in IGLOO and ProASIC3 Devices" chapter (for A3P250, A3P600, and A3P1000) or "I/O Structures in IGLOOe and ProASIC3E Devices" (for A3PE600L and A3PE3000L) of the *Military ProASIC3/EL FPGA Fabric User's Guide* for an explanation of the naming of global pins.

4.3.3 FF—Flash*Freeze Mode Activation Pin

Flash*Freeze is available on A3PE600L and A3PE3000L devices. The FF pin is a dedicated input pin used to enter and exit Flash*Freeze mode. The FF pin is active low, has the same characteristics as a single-ended I/O, and must meet the maximum rise and fall times. When Flash*Freeze mode is not used in the design, the FF pin is available as a regular I/O. The FF pin can be configured as a Schmitt trigger input.

When Flash*Freeze mode is used, the FF pin must not be left floating to avoid accidentally entering Flash*Freeze mode. While in Flash*Freeze mode, the Flash*Freeze pin should be constantly asserted.

The Flash*Freeze pin can be used with any single-ended I/O standard supported by the I/O bank in which the pin is located, and input signal levels compatible with the I/O standard selected. The FF pin should be treated as a sensitive asynchronous signal. When defining pin placement and board layout, simultaneously switching outputs (SSOs) and their effects on sensitive asynchronous pins must be considered.

Unused FF or I/O pins are tristated with weak pull-up. This default configuration applies to both Flash*Freeze mode and normal operation mode. No user intervention is required.

Table 228, page 151 shows the Flash*Freeze pin location on the available packages for Military ProASIC3/EL devices. The Flash*Freeze pin location is independent of device, allowing migration to larger or smaller devices while maintaining the same pin location on the board. Refer to the "Flash*Freeze Technology and Low Power Modes" chapter of the *Military ProASIC3/EL FPGA Fabric User Guide* for more information on I/O states during Flash*Freeze mode.

Table 228 • Flash*Freeze Pin Location in Military ProASIC3/EL Packages (device-independent)

Military ProASIC3/EL Packages	Flash*Freeze Pin
FG484	W6
FG896	AH4

4.4 JTAG Pins

Low power flash devices have a separate bank for the dedicated JTAG pins. The JTAG pins can be run at any voltage from 1.5 V to 3.3 V (nominal). VCC must also be powered for the JTAG state machine to operate, even if the device is in bypass mode; VJTAG alone is insufficient. Both VJTAG and VCC to the part must be supplied to allow JTAG signals to transition the device. Isolating the JTAG power supply in a separate I/O bank gives greater flexibility in supply selection and simplifies power supply and PCB design. If the JTAG interface is neither used nor planned for use, the VJTAG pin together with the TRST pin could be tied to GND.

4.4.1 TCK—Test Clock

Test clock input for JTAG boundary scan, ISP, and UJTAG. The TCK pin does not have an internal pull-up/down resistor. If JTAG is not used, Microsemi recommends tying off TCK to GND through a resistor placed close to the FPGA pin. This prevents JTAG operation in case TMS enters an undesired state.

Note that to operate at all VJTAG voltages, 500 Ω to 1 k Ω will satisfy the requirements. Refer to [Table 229](#), page 152 for more information.

Table 229 • Recommended Tie-Off Values for the TCK and TRST Pins

VJTAG	Tie-Off Resistance
VJTAG at 3.3 V	200 Ω to 1 k Ω
VJTAG at 2.5 V	200 Ω to 1 k Ω
VJTAG at 1.8 V	500 Ω to 1 k Ω
VJTAG at 1.5 V	500 Ω to 1 k Ω

Note:

- Equivalent parallel resistance if more than one device is on the JTAG chain.
- The TCK pin can be pulled up/down.
- The TRST pin is pulled down.

4.4.2 TDI—Test Data Input

Serial input for JTAG boundary scan, ISP, and UJTAG usage. There is an internal weak pull-up resistor on the TDI pin.

4.4.3 TDO—Test Data Output

Serial output for JTAG boundary scan, ISP, and UJTAG usage.

4.4.4 TMS—Test Mode Select

The TMS pin controls the use of the IEEE 1532 boundary scan pins (TCK, TDI, TDO, TRST). There is an internal weak pull-up resistor on the TMS pin.

4.4.5 TRST—Boundary Scan Reset Pin

The TRST pin functions as an active low input to asynchronously initialize (or reset) the boundary scan circuitry. There is an internal weak pull-up resistor on the TRST pin. If JTAG is not used, an external pull-down resistor could be included to ensure the test access port (TAP) is held in reset mode. The resistor values must be chosen from [Table 229](#), page 152 and must satisfy the parallel resistance value requirement. The values in [Table 229](#), page 152 correspond to the resistor recommended when a single device is used, and the equivalent parallel resistor when multiple devices are connected via a JTAG chain.

In critical applications, an upset in the JTAG circuit could allow entrance to an undesired JTAG state. In such cases, Microsemi recommends tying off TRST to GND through a resistor placed close to the FPGA pin.

Note that to operate at all VJTAG voltages, 500 Ω to 1 k Ω will satisfy the requirements.

4.5 Special Function Pins

4.5.1 NC—No Connect

This pin is not connected to circuitry within the device. These pins can be driven to any voltage or can be left floating with no effect on the operation of the device.

4.5.2 DC—Do Not Connect

This pin should not be connected to any signals on the PCB. These pins should be left unconnected.

4.6 Packaging

Semiconductor technology is constantly shrinking in size while growing in capability and functional integration. To enable next-generation silicon technologies, semiconductor packages have also evolved to provide improved performance and flexibility.

Microsemi consistently delivers packages that provide the necessary mechanical and environmental protection to ensure consistent reliability and performance. Microsemi IC packaging technology efficiently supports high-density FPGAs with large-pin-count Ball Grid Arrays (BGAs), but is also flexible enough to accommodate stringent form factor requirements for Chip Scale Packaging (CSP). In addition, Microsemi offers a variety of packages designed to meet your most demanding application and economic requirements for today's embedded and mobile systems.

4.7 Related Documents

4.7.1 User's Guides

Military ProASIC3/EL Device Family User's Guide

http://www.microsemi.com/document-portal/doc_view/130864-military-proasic3-el-fpga-fabric-user-s-guide

4.7.2 Packaging

The following documents provide packaging information and device selection for low power flash devices.

4.7.2.1 *Product Catalog*

http://www.microsemi.com/documents/ProdCat_PIB.pdf

Lists devices currently recommended for new designs and the packages available for each member of the family. Use this document or the datasheet tables to determine the best package for your design, and which package drawing to use.

4.7.2.2 *Package Mechanical Drawings*

http://www.microsemi.com/document-portal/doc_view/131095-package-mechanical-drawings


This document contains the package mechanical drawings for all packages currently or previously supplied by Microsemi. Use the bookmarks to navigate to the package mechanical drawings.

Additional packaging materials are at <http://www.microsemi.com/products/fpga-soc/solutions>.

5 Package Pin Assignments

5.1 VQ100

Figure 61 • Top-view of the VQ100 Package




Note: For Package Manufacturing and Environmental information, visit the Resource Center at <http://www.microsemi.com/products/fpga-soc/solutions>.

Table 230 • VQ100: Pin Numbers and A3P250 Function

Pin Number	A3P250 Function	Pin Number	A3P250 Function	Pin Number	A3P250 Function
1	GND	37	VCC	73	GBA2/IO41PDB1
2	GAA2/IO118UDB3	38	GND	74	VMV1
3	IO118VDB3	39	VCCIB2	75	GNDQ
4	GAB2/IO117UDB3	40	IO77RSB2	76	GBA1/IO40RSB0
5	IO117VDB3	41	IO74RSB2	77	GBA0/IO39RSB0
6	GAC2/IO116UDB3	42	IO71RSB2	78	GBB1/IO38RSB0
7	IO116VDB3	43	GDC2/IO63RSB2	79	GBB0/IO37RSB0
8	IO112PSB3	44	GDB2/IO62RSB2	80	GBC1/IO36RSB0
9	GND	45	GDA2/IO61RSB2	81	GBC0/IO35RSB0
10	GFB1/IO109PDB3	46	GNDQ	82	IO29RSB0
11	GFB0/IO109NDB3	47	TCK	83	IO27RSB0
12	VCOMPLF	48	TDI	84	IO25RSB0
13	GFA0/IO108NPB3	49	TMS	85	IO23RSB0
14	VCCPLF	50	VMV2	86	IO21RSB0
15	GFA1/IO108PPB3	51	GND	87	VCCIB0
16	GFA2/IO107PSB3	52	VPUMP	88	GND
17	VCC	53	NC	89	VCC
18	VCCIB3	54	TDO	90	IO15RSB0
19	GFC2/IO105PSB3	55	TRST	91	IO13RSB0
20	GEC1/IO100PDB3	56	VJTAG	92	IO11RSB0
21	GEC0/IO100NDB3	57	GDA1/IO60USB1	93	GAC1/IO05RSB0
22	GEA1/IO98PDB3	58	GDC0/IO58VDB1	94	GAC0/IO04RSB0
23	GEA0/IO98NDB3	59	GDC1/IO58UDB1	95	GAB1/IO03RSB0
24	VMV3	60	IO52NDB1	96	GAB0/IO02RSB0
25	GNDQ	61	GCB2/IO52PDB1	97	GAA1/IO01RSB0
26	GEA2/IO97RSB2	62	GCA1/IO50PDB1	98	GAA0/IO00RSB0
27	GEB2/IO96RSB2	63	GCA0/IO50NDB1	99	GNDQ
28	GEC2/IO95RSB2	64	GCC0/IO48NDB1	100	VMV0
29	IO93RSB2	65	GCC1/IO48PDB1		
30	IO92RSB2	66	VCCIB1		
31	IO91RSB2	67	GND		
32	IO90RSB2	68	VCC		
33	IO88RSB2	69	IO43NDB1		
34	IO86RSB2	70	GBC2/IO43PDB1		
35	IO85RSB2	71	GBB2/IO42PSB1		
36	IO84RSB2	72	IO41NDB1		

5.2 PQ208

Figure 62 • Top-view of the PQ208 Package



Note: For Package Manufacturing and Environmental information, visit the Resource Center at <http://www.microsemi.com/products/fpga-soc/solutions>.

Table 231 • PQ208: A3P1000 Pin Number and its Associated Function

Pin Number	A3P1000 Function	Pin Number	A3P1000 Function	Pin Number	A3P1000 Function
1	GND	45	GEC0/IO190NDB3	89	VCCIB2
2	GAA2/IO225PDB3	46	GEB1/IO189PDB3	90	IO128RSB2
3	IO225NDB3	47	GEB0/IO189NDB3	91	IO126RSB2
4	GAB2/IO224PDB3	48	GEA1/IO188PDB3	92	IO124RSB2
5	IO224NDB3	49	GEA0/IO188NDB3	93	IO122RSB2
6	GAC2/IO223PDB3	50	VMV3	94	IO120RSB2

Table 231 • PQ208: A3P1000 Pin Number and its Associated Function (continued)

Pin Number	A3P1000 Function	Pin Number	A3P1000 Function	Pin Number	A3P1000 Function
7	IO223NDB3	51	GNDQ	95	IO118RSB2
8	IO222PDB3	52	GND	96	GDC2/IO116RSB2
9	IO222NDB3	53	VMV2	97	GND
10	IO220PDB3	54	GEA2/IO187RSB2	98	GDB2/IO115RSB2
11	IO220NDB3	55	GEB2/IO186RSB2	99	GDA2/IO114RSB2
12	IO218PDB3	56	GEC2/IO185RSB2	100	GNDQ
13	IO218NDB3	57	IO184RSB2	101	TCK
14	IO216PDB3	58	IO183RSB2	102	TDI
15	IO216NDB3	59	IO182RSB2	103	TMS
16	VCC	60	IO181RSB2	104	VMV2
17	GND	61	IO180RSB2	105	GND
18	VCCIB3	62	VCCIB2	106	VPUMP
19	IO212PDB3	63	IO178RSB2	107	GNDQ
20	IO212NDB3	64	IO176RSB2	108	TDO
21	GFC1/IO209PDB3	65	GND	109	TRST
22	GFC0/IO209NDB3	66	IO174RSB2	110	VJTAG
23	GFB1/IO208PDB3	67	IO172RSB2	111	GDA0/IO113NDB1
24	GFB0/IO208NDB3	68	IO170RSB2	112	GDA1/IO113PDB1
25	VCOMPLF	69	IO168RSB2	113	GDB0/IO112NDB1
26	GFA0/IO207NPB3	70	IO166RSB2	114	GDB1/IO112PDB1
27	VCCPLF	71	VCC	115	GDC0/IO111NDB1
28	GFA1/IO207PPB3	72	VCCIB2	116	GDC1/IO111PDB1
29	GND	73	IO162RSB2	117	IO109NDB1
30	GFA2/IO206PDB3	74	IO160RSB2	118	IO109PDB1
31	IO206NDB3	75	IO158RSB2	119	IO106NDB1
32	GFB2/IO205PDB3	76	IO156RSB2	120	IO106PDB1
33	IO205NDB3	77	IO154RSB2	121	IO104PSB1
34	GFC2/IO204PDB3	78	IO152RSB2	122	GND
35	IO204NDB3	79	IO150RSB2	123	VCCIB1
36	VCC	80	IO148RSB2	124	IO99NDB1
37	IO199PDB3	81	GND	125	IO99PDB1
38	IO199NDB3	82	IO143RSB2	126	NC
39	IO197PSB3	83	IO141RSB2	127	IO96NDB1
40	VCCIB3	84	IO139RSB2	128	GCC2/IO96PDB1
41	GND	85	IO137RSB2	129	GCB2/IO95PSB1
42	IO191PDB3	86	IO135RSB2	130	GND
43	IO191NDB3	87	IO133RSB2	131	GCA2/IO94PSB1
44	GEC1/IO190PDB3	88	VCC	132	GCA1/IO93PDB1

Table 231 • PQ208: A3P1000 Pin Number and its Associated Function (continued)

Pin Number	A3P1000 Function	Pin Number	A3P1000 Function	Pin Number	A3P1000 Function
133	GCA0/IO93NDB1	170	VCCIB0	207	GNDQ
134	GCB0/IO92NDB1	171	VCC	208	VMV0
135	GCB1/IO92PDB1	172	IO54RSB0		
136	GCC0/IO91NDB1	173	IO51RSB0		
137	GCC1/IO91PDB1	174	IO48RSB0		
138	IO88NDB1	175	IO45RSB0		
139	IO88PDB1	176	IO42RSB0		
140	VCCIB1	177	IO40RSB0		
141	GND	178	GND		
142	VCC	179	IO38RSB0		
143	IO86PSB1	180	IO35RSB0		
144	IO84NDB1	181	IO33RSB0		
145	IO84PDB1	182	IO31RSB0		
146	IO82NDB1	183	IO29RSB0		
147	IO82PDB1	184	IO27RSB0		
148	IO80NDB1	185	IO25RSB0		
149	GBC2/IO80PDB1	186	VCCIB0		
150	IO79NDB1	187	VCC		
151	GBB2/IO79PDB1	188	IO22RSB0		
152	IO78NDB1	189	IO20RSB0		
153	GBA2/IO78PDB1	190	IO18RSB0		
154	VMV1	191	IO16RSB0		
155	GNDQ	192	IO15RSB0		
156	GND	193	IO14RSB0		
157	VMV0	194	IO13RSB0		
158	GBA1/IO77RSB0	195	GND		
159	GBA0/IO76RSB0	196	IO12RSB0		
160	GBB1/IO75RSB0	197	IO11RSB0		
161	GBB0/IO74RSB0	198	IO10RSB0		
162	GND	199	IO09RSB0		
163	GBC1/IO73RSB0	200	VCCIB0		
164	GBC0/IO72RSB0	201	GAC1/IO05RSB0		
165	IO70RSB0	202	GAC0/IO04RSB0		
166	IO67RSB0	203	GAB1/IO03RSB0		
167	IO63RSB0	204	GAB0/IO02RSB0		
168	IO60RSB0	205	GAA1/IO01RSB0		
169	IO57RSB0	206	GAA0/IO00RSB0		


Table 232 • PQ208: A3P600 Pin Names and its Functions

PQ208			
Pin Number	A3P600 Function		
1	GND	32	GFB2/IO160PDB3
2	GAA2/IO174PDB3	33	IO160NDB3
3	IO174NDB3	34	GFC2/IO159PDB3
4	GAB2/IO173PDB3	35	IO159NDB3
5	IO173NDB3	36	VCC
6	GAC2/IO172PDB3	37	IO152PDB3
7	IO172NDB3	38	IO152NDB3
8	IO171PDB3	39	IO150PSB3
9	IO171NDB3	40	VCCIB3
10	IO170PDB3	41	GND
11	IO170NDB3	42	IO147PDB3
12	IO169PDB3	43	IO147NDB3
13	IO169NDB3	44	GEC1/IO146PDB3
14	IO168PDB3	45	GEC0/IO146NDB3
15	IO168NDB3	46	GEB1/IO145PDB3
16	VCC	47	GEB0/IO145NDB3
17	GND	48	GEA1/IO144PDB3
18	VCCIB3	49	GEA0/IO144NDB3
19	IO166PDB3	50	VMV3
20	IO166NDB3	51	GNDQ
21	GFC1/IO164PDB3	52	GND
22	GFC0/IO164NDB3	53	VMV2
23	GFB1/IO163PDB3	54	GEA2/IO143RSB2
24	GFB0/IO163NDB3	55	GEB2/IO142RSB2
25	VCOMPLF	56	GEC2/IO141RSB2
26	GFA0/IO162NPB3	57	IO140RSB2
27	VCCPLF	58	IO139RSB2
28	GFA1/IO162PPB3	59	IO138RSB2
29	GND	60	IO137RSB2
30	GFA2/IO161PDB3	61	IO136RSB2
31	IO161NDB3	62	VCCIB2
		63	IO135RSB2
		64	IO133RSB2
		65	GND
		66	IO131RSB2
		67	IO129RSB2
		68	IO127RSB2
		69	IO125RSB2
		70	IO123RSB2
		71	VCC
		72	VCCIB2
		73	IO120RSB2
		74	IO119RSB2
		75	IO118RSB2
		76	IO117RSB2
		77	IO116RSB2
		78	IO115RSB2
		79	IO114RSB2
		80	IO112RSB2
		81	GND
		82	IO111RSB2
		83	IO110RSB2
		84	IO109RSB2
		85	IO108RSB2
		86	IO107RSB2
		87	IO106RSB2
		88	VCC
		89	VCCIB2
		90	IO104RSB2
		91	IO102RSB2
		92	IO100RSB2
		93	IO98RSB2
		94	IO96RSB2
		95	IO92RSB2
		96	GDC2/IO91RSB2
		97	GND
		98	GDB2/IO90RSB2
		99	GDA2/IO89RSB2
		100	GNDQ
		101	TCK
		102	TDI
		103	TMS

104	VMV2	140	VCCIB1	176	IO32RSB0
105	GND	141	GND	177	IO31RSB0
106	VPUMP	142	VCC	178	GND
107	GNDQ	143	IO65PSB1	179	IO29RSB0
108	TDO	144	IO64NDB1	180	IO28RSB0
109	TRST	145	IO64PDB1	181	IO27RSB0
110	VJTAG	146	IO63NDB1	182	IO26RSB0
111	GDA0/IO88NDB1	147	IO63PDB1	183	IO25RSB0
112	GDA1/IO88PDB1	148	IO62NDB1	184	IO24RSB0
113	GDB0/IO87NDB1	149	GBC2/IO62PDB1	185	IO23RSB0
114	GDB1/IO87PDB1	150	IO61NDB1	186	VCCIB0
115	GDC0/IO86NDB1	151	GBB2/IO61PDB1	187	VCC
116	GDC1/IO86PDB1	152	IO60NDB1	188	IO20RSB0
117	IO84NDB1	153	GBA2/IO60PDB1	189	IO19RSB0
118	IO84PDB1	154	VMV1	190	IO18RSB0
119	IO82NDB1	155	GNDQ	191	IO17RSB0
120	IO82PDB1	156	GND	192	IO16RSB0
121	IO81PSB1	157	VMV0	193	IO14RSB0
122	GND	158	GBA1/IO59RSB0	194	IO12RSB0
123	VCCIB1	159	GBA0/IO58RSB0	195	GND
124	IO77NDB1	160	GBB1/IO57RSB0	196	IO10RSB0
125	IO77PDB1	161	GBB0/IO56RSB0	197	IO09RSB0
126	NC	162	GND	198	IO08RSB0
127	IO74NDB1	163	GBC1/IO55RSB0	199	IO07RSB0
128	GCC2/IO74PDB1	164	GBC0/IO54RSB0	200	VCCIB0
129	GCB2/IO73PSB1	165	IO52RSB0	201	GAC1/IO05RSB0
130	GND	166	IO50RSB0	202	GAC0/IO04RSB0
131	GCA2/IO72PSB1	167	IO48RSB0	203	GAB1/IO03RSB0
132	GCA1/IO71PDB1	168	IO46RSB0	204	GAB0/IO02RSB0
133	GCA0/IO71NDB1	169	IO44RSB0	205	GAA1/IO01RSB0
134	GCB0/IO70NDB1	170	VCCIB0	206	GAA0/IO00RSB0
135	GCB1/IO70PDB1	171	VCC	207	GNDQ
136	GCC0/IO69NDB1	172	IO36RSB0	208	VMV0
137	GCC1/IO69PDB1	173	IO35RSB0		
138	IO67NDB1	174	IO34RSB0		
139	IO67PDB1	175	IO33RSB0		

5.3 FG144

Figure 63 • Top-view of the FG144 Package



Note: For Package Manufacturing and Environmental information, visit the Resource Center at <http://www.microsemi.com/products/fpga-soc/solutions>.


Table 233 • FG144: Pin Number and its Function

Pin Number	A3P1000 Function	Pin Number	A3P1000 Function
A1	GNDQ	D1	IO213PDB3
A2	VMV0	D2	IO213NDB3
A3	GAB0/IO02RSB0	D3	IO223NDB3
A4	GAB1/IO03RSB0	D4	GAA2/IO225PPB3
A5	IO10RSB0	D5	GAC0/IO04RSB0
A6	GND	D6	GAC1/IO05RSB0
A7	IO44RSB0	D7	GBC0/IO72RSB0
A8	VCC	D8	GBC1/IO73RSB0
A9	IO69RSB0	D9	GBB2/IO79PDB1
A10	GBA0/IO76RSB0	D10	IO79NDB1
A11	GBA1/IO77RSB0	D11	IO80NPB1
A12	GNDQ	D12	GCB1/IO92PPB1
B1	GAB2/IO224PDB3	E1	VCC
B2	GND	E2	GFC0/IO209NDB3
B3	GAA0/IO00RSB0	E3	GFC1/IO209PDB3
B4	GAA1/IO01RSB0	E4	VCCIB3
B5	IO13RSB0	E5	IO225NPB3
B6	IO26RSB0	E6	VCCIB0
B7	IO35RSB0	E7	VCCIB0
B8	IO60RSB0	E8	GCC1/IO91PDB1
B9	GBB0/IO74RSB0	E9	VCCIB1
B10	GBB1/IO75RSB0	E10	VCC
B11	GND	E11	GCA0/IO93NDB1
B12	VMV1	E12	IO94NDB1
C1	IO224NDB3	F1	GFB0/IO208NPB3
C2	GFA2/IO206PPB3	F2	VCOMPLF
C3	GAC2/IO223PDB3	F3	GFB1/IO208PPB3
C4	VCC	F4	IO206NPB3
C5	IO16RSB0	F5	GND
C6	IO29RSB0	F6	GND
C7	IO32RSB0	F7	GND
C8	IO63RSB0	F8	GCC0/IO91NDB1
C9	IO66RSB0	F9	GCB0/IO92NPB1
C10	GBA2/IO78PDB1	F10	GND
C11	IO78NDB1	F11	GCA1/IO93PDB1
C12	GBC2/IO80PPB1	F12	GCA2/IO94PDB1
		G1	GFA1/IO207PPB3
		G2	GND
		G3	VCCPLF
		G4	GFA0/IO207NPB3
		G5	GND
		G6	GND
		G7	GND
		G8	GDC1/IO111PPB1
		G9	IO96NDB1
		G10	GCC2/IO96PDB1
		G11	IO95NDB1
		G12	GCB2/IO95PDB1
		H1	VCC
		H2	GFB2/IO205PDB3
		H3	GFC2/IO204PSB3
		H4	GEC1/IO190PDB3
		H5	VCC
		H6	IO105PDB1
		H7	IO105NDB1
		H8	GDB2/IO115RSB2
		H9	GDC0/IO111NPB1
		H10	VCCIB1
		H11	IO101PSB1
		H12	VCC
		J1	GEB1/IO189PDB3
		J2	IO205NDB3
		J3	VCCIB3
		J4	GEC0/IO190NDB3
		J5	IO160RSB2
		J6	IO157RSB2
		J7	VCC
		J8	TCK
		J9	GDA2/IO114RSB2
		J10	TDO
		J11	GDA1/IO113PDB1
		J12	GDB1/IO112PDB1
		K1	GEB0/IO189NDB3
		K2	GEA1/IO188PDB3
		K3	GEA0/IO188NDB3
		K4	GEA2/IO187RSB2
		K5	IO169RSB2
		K6	IO152RSB2

Pin Number	A3P1000 Function
K7	GND
K8	IO117RSB2
K9	GDC2/IO116RSB2
K10	GND
K11	GDA0/IO113NDB1
K12	GDB0/IO112NDB1
L1	GND
L2	VMV3
L3	GEB2/IO186RSB2
L4	IO172RSB2
L5	VCCIB2
L6	IO153RSB2
L7	IO144RSB2
L8	IO140RSB2
L9	TMS
L10	VJTAG
L11	VMV2
L12	TRST
M1	GNDQ
M2	GEC2/IO185RSB2
M3	IO173RSB2
M4	IO168RSB2
M5	IO161RSB2
M6	IO156RSB2
M7	IO145RSB2
M8	IO141RSB2
M9	TDI
M10	VCCIB2
M11	VPUMP
M12	GNDQ

5.4 FG256

Figure 64 • Top-view of the FG256 Package



Note: For Package Manufacturing and Environmental information, visit the Resource Center at <http://www.microsemi.com/products/fpga-soc/solutions>.

Table 234 • FG256: A3P1000 Pin Numbers and its Associated Functions


Pin Number	A3P1000 Function	Pin Number	A3P1000 Function	Pin Number	A3P1000 Function
A1	GND	C8	IO36RSB0	E15	IO86PPB1
A2	GAA0/IO00RSB0	C9	IO42RSB0	E16	IO87PDB1
A3	GAA1/IO01RSB0	C10	IO49RSB0	F1	IO217NDB3
A4	GAB0/IO02RSB0	C11	IO56RSB0	F2	IO218NDB3
A5	IO16RSB0	C12	GBC0/IO72RSB0	F3	IO216PDB3
A6	IO22RSB0	C13	IO62RSB0	F4	IO216NDB3
A7	IO28RSB0	C14	VMV0	F5	VCCIB3
A8	IO35RSB0	C15	IO78NDB1	F6	GND
A9	IO45RSB0	C16	IO81NDB1	F7	VCC
A10	IO50RSB0	D1	IO222NDB3	F8	VCC
A11	IO55RSB0	D2	IO222PDB3	F9	VCC
A12	IO61RSB0	D3	GAC2/IO223PDB3	F10	VCC
A13	GBB1/IO75RSB0	D4	IO223NDB3	F11	GND
A14	GBA0/IO76RSB0	D5	GNDQ	F12	VCCIB1
A15	GBA1/IO77RSB0	D6	IO23RSB0	F13	IO83NPB1
A16	GND	D7	IO29RSB0	F14	IO86NPB1
B1	GAB2/IO224PDB3	D8	IO33RSB0	F15	IO90PPB1
B2	GAA2/IO225PDB3	D9	IO46RSB0	F16	IO87NDB1
B3	GNDQ	D10	IO52RSB0	G1	IO210PSB3
B4	GAB1/IO03RSB0	D11	IO60RSB0	G2	IO213NDB3
B5	IO17RSB0	D12	GNDQ	G3	IO213PDB3
B6	IO21RSB0	D13	IO80NDB1	G4	GFC1/IO209PPB3
B7	IO27RSB0	D14	GBB2/IO79PDB1	G5	VCCIB3
B8	IO34RSB0	D15	IO79NDB1	G6	VCC
B9	IO44RSB0	D16	IO82NSB1	G7	GND
B10	IO51RSB0	E1	IO217PDB3	G8	GND
B11	IO57RSB0	E2	IO218PDB3	G9	GND
B12	GBC1/IO73RSB0	E3	IO221NDB3	G10	GND
B13	GBB0/IO74RSB0	E4	IO221PDB3	G11	VCC
B14	IO71RSB0	E5	VMV0	G12	VCCIB1
B15	GBA2/IO78PDB1	E6	VCCIB0	G13	GCC1/IO91PPB1
B16	IO81PDB1	E7	VCCIB0	G14	IO90NPB1
C1	IO224NDB3	E8	IO38RSB0	G15	IO88PDB1
C2	IO225NDB3	E9	IO47RSB0	G16	IO88NDB1
C3	VMV3	E10	VCCIB0	H1	GFB0/IO208NPB3
C4	IO11RSB0	E11	VCCIB0	H2	GFA0/IO207NDB3
C5	GAC0/IO04RSB0	E12	VMV1	H3	GFB1/IO208PPB3
C6	GAC1/IO05RSB0	E13	GBC2/IO80PDB1	H4	VCOMPLF
C7	IO25RSB0	E14	IO83PPB1	H5	GFC0/IO209NPB3

Pin Number	A3P1000 Function	Pin Number	A3P1000 Function	Pin Number	A3P1000 Function
H6	VCC	K13	IO95NPB1	N4	IO192NPB3
H7	GND	K14	IO100NPB1	N5	GNDQ
H8	GND	K15	IO102NDB1	N6	GEA2/IO187RSB2
H9	GND	K16	IO102PDB1	N7	IO161RSB2
H10	GND	L1	IO202NDB3	N8	IO155RSB2
H11	VCC	L2	IO202PDB3	N9	IO141RSB2
H12	GCC0/IO91NPB1	L3	IO196PPB3	N10	IO129RSB2
H13	GCB1/IO92PPB1	L4	IO193PPB3	N11	IO124RSB2
H14	GCA0/IO93NPB1	L5	VCCIB3	N12	GNDQ
H15	IO96NPB1	L6	GND	N13	IO110PDB1
H16	GCB0/IO92NPB1	L7	VCC	N14	VJTAG
J1	GFA2/IO206PSB3	L8	VCC	N15	GDC0/IO111NDB1
J2	GFA1/IO207PDB3	L9	VCC	N16	GDA1/IO113PDB1
J3	VCCPLF	L10	VCC	P1	GEB1/IO189PDB3
J4	IO205NDB3	L11	GND	P2	GEB0/IO189NDB3
J5	GFB2/IO205PDB3	L12	VCCIB1	P3	VMV2
J6	VCC	L13	GDB0/IO112NPB1	P4	IO179RSB2
J7	GND	L14	IO106NDB1	P5	IO171RSB2
J8	GND	L15	IO106PDB1	P6	IO165RSB2
J9	GND	L16	IO107PDB1	P7	IO159RSB2
J10	GND	M1	IO197NSB3	P8	IO151RSB2
J11	VCC	M2	IO196NPB3	P9	IO137RSB2
J12	GCB2/IO95PPB1	M3	IO193NPB3	P10	IO134RSB2
J13	GCA1/IO93PPB1	M4	GEC0/IO190NPB3	P11	IO128RSB2
J14	GCC2/IO96PPB1	M5	VMV3	P12	VMV1
J15	IO100PPB1	M6	VCCIB2	P13	TCK
J16	GCA2/IO94PSB1	M7	VCCIB2	P14	VPUMP
K1	GFC2/IO204PDB3	M8	IO147RSB2	P15	TRST
K2	IO204NDB3	M9	IO136RSB2	P16	GDA0/IO113NDB1
K3	IO203NDB3	M10	VCCIB2	R1	GEA1/IO188PDB3
K4	IO203PDB3	M11	VCCIB2	R2	GEA0/IO188NDB3
K5	VCCIB3	M12	VMV2	R3	IO184RSB2
K6	VCC	M13	IO110NDB1	R4	GEC2/IO185RSB2
K7	GND	M14	GDB1/IO112PPB1	R5	IO168RSB2
K8	GND	M15	GDC1/IO111PDB1	R6	IO163RSB2
K9	GND	M16	IO107NDB1	R7	IO157RSB2
K10	GND	N1	IO194PSB3	R8	IO149RSB2
K11	VCC	N2	IO192PPB3	R9	IO143RSB2
K12	VCCIB1	N3	GEC1/IO190PPB3	R10	IO138RSB2

Pin Number	A3P1000 Function
R11	IO131RSB2
R12	IO125RSB2
R13	GDB2/IO115RSB2
R14	TDI
R15	GNDQ
R16	TDO
T1	GND
T2	IO183RSB2
T3	GEB2/IO186RSB2
T4	IO172RSB2
T5	IO170RSB2
T6	IO164RSB2
T7	IO158RSB2
T8	IO153RSB2
T9	IO142RSB2
T10	IO135RSB2
T11	IO130RSB2
T12	GDC2/IO116RSB2
T13	IO120RSB2
T14	GDA2/IO114RSB2
T15	TMS
T16	GND

5.5 FG484

Figure 65 • Bottom-view of the FG484



Note: For Package Manufacturing and Environmental information, visit the Resource Center at <http://www.microsemi.com/products/fpga-soc/solutions>.

Table 235 • FG484: A3PE600L Pin Numbers and its Associated Functions

Pin Number	A3PE600L Function	Pin Number	A3PE600L Function	Pin Number	A3PE600L Function
A1	GND	B16	IO30NDB1V1	D10	IO12PDB0V2
A2	GND	B17	IO30PDB1V1	D11	IO16NDB0V2
A3	VCCIB0	B18	IO32PDB1V1	D12	IO23NDB1V0
A4	IO06NDB0V1	B19	NC	D13	IO23PDB1V0
A5	IO06PDB0V1	B20	NC	D14	IO28NDB1V1
A6	IO08NDB0V1	B21	VCCIB2	D15	IO28PDB1V1
A7	IO08PDB0V1	B22	GND	D16	GBB1/IO34PDB1V1
A8	IO11PDB0V1	C1	VCCIB7	D17	GBA0/IO35NDB1V1
A9	IO17PDB0V2	C2	NC	D18	GBA1/IO35PDB1V1
A10	IO18NDB0V2	C3	NC	D19	GND
A11	IO18PDB0V2	C4	NC	D20	NC
A12	IO22PDB1V0	C5	GND	D21	NC
A13	IO26PDB1V0	C6	IO04NDB0V0	D22	NC
A14	IO29NDB1V1	C7	IO04PDB0V0	E1	NC
A15	IO29PDB1V1	C8	VCC	E2	NC
A16	IO31NDB1V1	C9	VCC	E3	GND
A17	IO31PDB1V1	C10	IO14NDB0V2	E4	GAB2/IO133PDB7V1
A18	IO32NDB1V1	C11	IO19NDB0V2	E5	GAA2/IO134PDB7V1
A19	NC	C12	NC	E6	GNDQ
A20	VCCIB1	C13	NC	E7	GAB1/IO01PDB0V0
A21	GND	C14	VCC	E8	IO05NDB0V0
A22	GND	C15	VCC	E9	IO10NDB0V1
B1	GND	C16	NC	E10	IO12NDB0V2
B2	VCCIB7	C17	NC	E11	IO16PDB0V2
B3	NC	C18	GND	E12	IO20NDB1V0
B4	IO03NDB0V0	C19	NC	E13	IO24NDB1V0
B5	IO03PDB0V0	C20	NC	E14	IO24PDB1V0
B6	IO07NDB0V1	C21	NC	E15	GBC1/IO33PDB1V1
B7	IO07PDB0V1	C22	VCCIB2	E16	GBB0/IO34NDB1V1
B8	IO11NDB0V1	D1	NC	E17	GNDQ
B9	IO17NDB0V2	D2	NC	E18	GBA2/IO36PDB2V0
B10	IO14PDB0V2	D3	NC	E19	IO42NDB2V0
B11	IO19PDB0V2	D4	GND	E20	GND
B12	IO22NDB1V0	D5	GAA0/IO00NDB0V0	E21	NC
B13	IO26NDB1V0	D6	GAA1/IO00PDB0V0	E22	NC
B14	NC	D7	GAB0/IO01NDB0V0	F1	NC
B15	NC	D8	IO05PDB0V0	F2	IO131NDB7V1
		D9	IO10PDB0V1	F3	IO131PDB7V1

Pin Number	A3PE600L Function	Pin Number	A3PE600L Function	Pin Number	A3PE600L Function
F4	IO133NDB7V1	G20	IO43PDB2V0	J14	GND
F5	IO134NDB7V1	G21	IO43NDB2V0	J15	VCCIB2
F6	VMV7	G22	NC	J16	IO38NDB2V0
F7	VCCPLA	H1	NC	J17	IO40NDB2V0
F8	GAC0/IO02NDB0V0	H2	NC	J18	IO40PDB2V0
F9	GAC1/IO02PDB0V0	H3	VCC	J19	IO45PDB2V1
F10	IO15NDB0V2	H4	IO128NDB7V1	J20	NC
F11	IO15PDB0V2	H5	IO129NDB7V1	J21	IO48PDB2V1
F12	IO20PDB1V0	H6	IO132NDB7V1	J22	IO46PDB2V1
F13	IO25NDB1V0	H7	IO130PDB7V1	K1	IO121NDB7V0
F14	IO27PDB1V0	H8	VMV0	K2	IO121PDB7V0
F15	GBC0/IO33NDB1V1	H9	VCCIB0	K3	NC
F16	VCCPLB	H10	VCCIB0	K4	IO124NDB7V0
F17	VMV2	H11	IO13NDB0V2	K5	IO125NDB7V0
F18	IO36NDB2V0	H12	IO21NDB1V0	K6	IO126NDB7V0
F19	IO42PDB2V0	H13	VCCIB1	K7	GFC1/IO120PPB7V0
F20	NC	H14	VCCIB1	K8	VCCIB7
F21	NC	H15	VMV1	K9	VCC
F22	NC	H16	GBC2/IO38PDB2V0	K10	GND
G1	IO127NDB7V1	H17	IO37NDB2V0	K11	GND
G2	IO127PDB7V1	H18	IO41NDB2V0	K12	GND
G3	NC	H19	IO41PDB2V0	K13	GND
G4	IO128PDB7V1	H20	VCC	K14	VCC
G5	IO129PDB7V1	H21	NC	K15	VCCIB2
G6	GAC2/IO132PDB7V1	H22	NC	K16	GCC1/IO50PPB2V1
G7	VCOMPLA	J1	IO123NDB7V0	K17	IO44NDB2V1
G8	GNDQ	J2	IO123PDB7V0	K18	IO44PDB2V1
G9	IO09NDB0V1	J3	NC	K19	IO49NPB2V1
G10	IO09PDB0V1	J4	IO124PDB7V0	K20	IO45NDB2V1
G11	IO13PDB0V2	J5	IO125PDB7V0	K21	IO48NDB2V1
G12	IO21PDB1V0	J6	IO126PDB7V0	K22	IO46NDB2V1
G13	IO25PDB1V0	J7	IO130NDB7V1	L1	NC
G14	IO27NDB1V0	J8	VCCIB7	L2	IO122PDB7V0
G15	GNDQ	J9	GND	L3	IO122NDB7V0
G16	VCOMPLB	J10	VCC	L4	GFB0/IO119NPB7V0
G17	GBB2/IO37PDB2V0	J11	VCC	L5	GFA0/IO118NDB6V1
G18	IO39PDB2V0	J12	VCC	L6	GFB1/IO119PPB7V0
G19	IO39NDB2V0	J13	VCC	L7	VCOMPLF

Pin Number	A3PE600L Function	Pin Number	A3PE600L Function	Pin Number	A3PE600L Function
L8	GFC0/IO120NPB7V0	N2	IO111NDB6V1	P18	IO60PDB3V1
L9	VCC	N3	NC	P19	IO61PDB3V1
L10	GND	N4	GFC2/IO115PDB6V1	P20	NC
L11	GND	N5	IO113PPB6V1	P21	IO59PDB3V0
L12	GND	N6	IO112PDB6V1	P22	IO58NDB3V0
L13	GND	N7	IO112NDB6V1	R1	NC
L14	VCC	N8	VCCIB6	R2	IO110PDB6V0
L15	GCC0/IO50NPB2V1	N9	VCC	R3	VCC
L16	GCB1/IO51PPB2V1	N10	GND	R4	IO109NPB6V0
L17	GCA0/IO52NPB3V0	N11	GND	R5	IO106NDB6V0
L18	VCOMPLC	N12	GND	R6	IO106PDB6V0
L19	GCB0/IO51NPB2V1	N13	GND	R7	GEC0/IO104NPB6V0
L20	IO49PPB2V1	N14	VCC	R8	VMV5
L21	IO47NDB2V1	N15	VCCIB3	R9	VCCIB5
L22	IO47PDB2V1	N16	IO54NPB3V0	R10	VCCIB5
M1	NC	N17	IO57NPB3V0	R11	IO84NDB5V0
M2	IO114NDB6V1	N18	IO55NPB3V0	R12	IO84PDB5V0
M3	IO117NDB6V1	N19	IO57PPB3V0	R13	VCCIB4
M4	GFA2/IO117PDB6V1	N20	NC	R14	VCCIB4
M5	GFA1/IO118PDB6V1	N21	IO56NDB3V0	R15	VMV3
M6	VCCPLF	N22	IO58PDB3V0	R16	VCCPLD
M7	IO116NDB6V1	P1	NC	R17	GDB1/IO66PPB3V1
M8	GFB2/IO116PDB6V1	P2	IO111PDB6V1	R18	GDC1/IO65PDB3V1
M9	VCC	P3	IO115NDB6V1	R19	IO61NDB3V1
M10	GND	P4	IO113NPB6V1	R20	VCC
M11	GND	P5	IO109PPB6V0	R21	IO59NDB3V0
M12	GND	P6	IO108PDB6V0	R22	IO62PDB3V1
M13	GND	P7	IO108NDB6V0	T1	NC
M14	VCC	P8	VCCIB6	T2	IO110NDB6V0
M15	GCB2/IO54PPB3V0	P9	GND	T3	NC
M16	GCA1/IO52PPB3V0	P10	VCC	T4	IO105PDB6V0
M17	GCC2/IO55PPB3V0	P11	VCC	T5	IO105NDB6V0
M18	VCCPLC	P12	VCC	T6	GEC1/IO104PPB6V0
M19	GCA2/IO53PDB3V0	P13	VCC	T7	VCOMPLE
M20	IO53NDB3V0	P14	GND	T8	GNDQ
M21	IO56PDB3V0	P15	VCCIB3	T9	GEA2/IO101PPB5V2
M22	NC	P16	GDB0/IO66NPB3V1	T10	IO92NDB5V1
N1	IO114PDB6V1	P17	IO60NDB3V1	T11	IO90NDB5V1

Pin Number	A3PE600L Function	Pin Number	A3PE600L Function	Pin Number	A3PE600L Function
T12	IO82NDB5V0	V6	GNDQ	W22	NC
T13	IO74NDB4V1	V7	GEC2/IO99PDB5V2	Y1	VCCIB6
T14	IO74PDB4V1	V8	IO95NPB5V1	Y2	NC
T15	GNDQ	V9	IO91NDB5V1	Y3	NC
T16	VCOMPLD	V10	IO91PDB5V1	Y4	IO98NDB5V2
T17	VJTAG	V11	IO83NDB5V0	Y5	GND
T18	GDC0/IO65NDB3V1	V12	IO83PDB5V0	Y6	IO94NDB5V1
T19	GDA1/IO67PDB3V1	V13	IO77NDB4V1	Y7	IO94PDB5V1
T20	NC	V14	IO77PDB4V1	Y8	VCC
T21	IO64PDB3V1	V15	IO69NDB4V0	Y9	VCC
T22	IO62NDB3V1	V16	GDB2/IO69PDB4V0	Y10	IO89PDB5V0
U1	NC	V17	TDI	Y11	IO80PDB4V1
U2	IO107PDB6V0	V18	GNDQ	Y12	IO78NPB4V1
U3	IO107NDB6V0	V19	TDO	Y13	NC
U4	GEB1/IO103PDB6V0	V20	GND	Y14	VCC
U5	GEB0/IO103NDB6V0	V21	NC	Y15	VCC
U6	VMV6	V22	IO63NDB3V1	Y16	NC
U7	VCCPLE	W1	NC	Y17	NC
U8	IO101NPB5V2	W2	NC	Y18	GND
U9	IO95PPB5V1	W3	NC	Y19	NC
U10	IO92PDB5V1	W4	GND	Y20	NC
U11	IO90PDB5V1	W5	IO100NDB5V2	Y21	NC
U12	IO82PDB5V0	W6	FF/GEB2/IO100PDB5V2	Y22	VCCIB3
U13	IO76NDB4V1	W7	IO99NDB5V2	AA1	GND
U14	IO76PDB4V1	W8	IO88NDB5V0	AA2	VCCIB6
U15	VMV4	W9	IO88PDB5V0	AA3	NC
U16	TCK	W10	IO89NDB5V0	AA4	IO98PDB5V2
U17	VPUMP	W11	IO80NDB4V1	AA5	IO96NDB5V2
U18	TRST	W12	IO81NDB4V1	AA6	IO96PDB5V2
U19	GDA0/IO67NDB3V1	W13	IO81PDB4V1	AA7	IO86NDB5V0
U20	NC	W14	IO70NDB4V0	AA8	IO86PDB5V0
U21	IO64NDB3V1	W15	GDC2/IO70PDB4V0	AA9	IO85PDB5V0
U22	IO63PDB3V1	W16	IO68NDB4V0	AA10	IO85NDB5V0
V1	NC	W17	GDA2/IO68PDB4V0	AA11	IO78PPB4V1
V2	NC	W18	TMS	AA12	IO79NDB4V1
V3	GND	W19	GND	AA13	IO79PDB4V1
V4	GEA1/IO102PDB6V0	W20	NC	AA14	NC
V5	GEA0/IO102NDB6V0	W21	NC	AA15	NC

Pin Number	A3PE600L Function	Pin Number	A3P1000 Function	Pin Number	A3P1000 Function
AA16	IO71NDB4V0	A5	IO09RSB0	B22	GND
AA17	IO71PDB4V0	A6	IO13RSB0	C1	VCCIB3
AA18	NC	A7	IO18RSB0	C2	IO220PDB3
AA19	NC	A8	IO20RSB0	C3	NC
AA20	NC	A9	IO26RSB0	C4	NC
AA21	VCCIB3	A10	IO32RSB0	C5	GND
AA22	GND	A11	IO40RSB0	C6	IO10RSB0
AB1	GND	A12	IO41RSB0	C7	IO14RSB0
AB2	GND	A13	IO53RSB0	C8	VCC
AB3	VCCIB5	A14	IO59RSB0	C9	VCC
AB4	IO97NDB5V2	A15	IO64RSB0	C10	IO30RSB0
AB5	IO97PDB5V2	A16	IO65RSB0	C11	IO37RSB0
AB6	IO93NDB5V1	A17	IO67RSB0	C12	IO43RSB0
AB7	IO93PDB5V1	A18	IO69RSB0	C13	NC
AB8	IO87NDB5V0	A19	NC	C14	VCC
AB9	IO87PDB5V0	A20	VCCIB0	C15	VCC
AB10	NC	A21	GND	C16	NC
AB11	NC	A22	GND	C17	NC
AB12	IO75NDB4V1	B1	GND	C18	GND
AB13	IO75PDB4V1	B2	VCCIB3	C19	NC
AB14	IO72NDB4V0	B3	NC	C20	NC
AB15	IO72PDB4V0	B4	IO06RSB0	C21	NC
AB16	IO73NDB4V0	B5	IO08RSB0	C22	VCCIB1
AB17	IO73PDB4V0	B6	IO12RSB0	D1	IO219PDB3
AB18	NC	B7	IO15RSB0	D2	IO220NDB3
AB19	NC	B8	IO19RSB0	D3	NC
AB20	VCCIB4	B9	IO24RSB0	D4	GND
AB21	GND	B10	IO31RSB0	D5	GAA0/IO00RSB0
AB22	GND	B11	IO39RSB0	D6	GAA1/IO01RSB0
		B12	IO48RSB0	D7	GAB0/IO02RSB0
		B13	IO54RSB0	D8	IO16RSB0
		B14	IO58RSB0	D9	IO22RSB0
		B15	IO63RSB0	D10	IO28RSB0
		B16	IO66RSB0	D11	IO35RSB0
		B17	IO68RSB0	D12	IO45RSB0
		B18	IO70RSB0	D13	IO50RSB0
		B19	NC	D14	IO55RSB0
		B20	NC	D15	IO61RSB0
		B21	VCCIB1	D16	GBB1/IO75RSB0

Pin Number	A3P1000 Function
A1	GND
A2	GND
A3	VCCIB0
A4	IO07RSB0

Table 236 • FG484: A3P1000 Pin Numbers and its Associated Functions

Pin Number	A3P1000 Function	Pin Number	A3P1000 Function	Pin Number	A3P1000 Function
D17	GBA0/IO76RSB0	F12	IO42RSB0	H7	IO221PDB3
D18	GBA1/IO77RSB0	F13	IO49RSB0	H8	VMV0
D19	GND	F14	IO56RSB0	H9	VCCIB0
D20	NC	F15	GBC0/IO72RSB0	H10	VCCIB0
D21	NC	F16	IO62RSB0	H11	IO38RSB0
D22	NC	F17	VMV0	H12	IO47RSB0
E1	IO219NDB3	F18	IO78NDB1	H13	VCCIB0
E2	NC	F19	IO81NDB1	H14	VCCIB0
E3	GND	F20	IO82PPB1	H15	VMV1
E4	GAB2/IO224PDB3	F21	NC	H16	GBC2/IO80PDB1
E5	GAA2/IO225PDB3	F22	IO84NDB1	H17	IO83PPB1
E6	GNDQ	G1	IO214NDB3	H18	IO86PPB1
E7	GAB1/IO03RSB0	G2	IO214PDB3	H19	IO87PDB1
E8	IO17RSB0	G3	NC	H20	VCC
E9	IO21RSB0	G4	IO222NDB3	H21	NC
E10	IO27RSB0	G5	IO222PDB3	H22	NC
E11	IO34RSB0	G6	GAC2/IO223PDB3	J1	IO212NDB3
E12	IO44RSB0	G7	IO223NDB3	J2	IO212PDB3
E13	IO51RSB0	G8	GNDQ	J3	NC
E14	IO57RSB0	G9	IO23RSB0	J4	IO217NDB3
E15	GBC1/IO73RSB0	G10	IO29RSB0	J5	IO218NDB3
E16	GBB0/IO74RSB0	G11	IO33RSB0	J6	IO216PDB3
E17	IO71RSB0	G12	IO46RSB0	J7	IO216NDB3
E18	GBA2/IO78PDB1	G13	IO52RSB0	J8	VCCIB3
E19	IO81PDB1	G14	IO60RSB0	J9	GND
E20	GND	G15	GNDQ	J10	VCC
E21	NC	G16	IO80NDB1	J11	VCC
E22	IO84PDB1	G17	GBB2/IO79PDB1	J12	VCC
F1	NC	G18	IO79NDB1	J13	VCC
F2	IO215PDB3	G19	IO82NPB1	J14	GND
F3	IO215NDB3	G20	IO85PDB1	J15	VCCIB1
F4	IO224NDB3	G21	IO85NDB1	J16	IO83NPB1
F5	IO225NDB3	G22	NC	J17	IO86NPB1
F6	VMV3	H1	NC	J18	IO90PPB1
F7	IO11RSB0	H2	NC	J19	IO87NDB1
F8	GAC0/IO04RSB0	H3	VCC	J20	NC
F9	GAC1/IO05RSB0	H4	IO217PDB3	J21	IO89PDB1
F10	IO25RSB0	H5	IO218PDB3	J22	IO89NDB1
F11	IO36RSB0	H6	IO221NDB3	K1	IO211PDB3

Pin Number	A3P1000 Function	Pin Number	A3P1000 Function	Pin Number	A3P1000 Function
K2	IO211NDB3	L19	GCB0/IO92NPB1	N14	VCC
K3	NC	L20	IO97PDB1	N15	VCCIB1
K4	IO210PPB3	L21	IO97NDB1	N16	IO95NPB1
K5	IO213NDB3	L22	IO99NPB1	N17	IO100NPB1
K6	IO213PDB3	M1	NC	N18	IO102NDB1
K7	GFC1/IO209PPB3	M2	IO200NDB3	N19	IO102PDB1
K8	VCCIB3	M3	IO206NDB3	N20	NC
K9	VCC	M4	GFA2/IO206PDB3	N21	IO101NPB1
K10	GND	M5	GFA1/IO207PDB3	N22	IO103PDB1
K11	GND	M6	VCCPLF	P1	NC
K12	GND	M7	IO205NDB3	P2	IO199PDB3
K13	GND	M8	GFB2/IO205PDB3	P3	IO199NDB3
K14	VCC	M9	VCC	P4	IO202NDB3
K15	VCCIB1	M10	GND	P5	IO202PDB3
K16	GCC1/IO91PPB1	M11	GND	P6	IO196PPB3
K17	IO90NPB1	M12	GND	P7	IO193PPB3
K18	IO88PDB1	M13	GND	P8	VCCIB3
K19	IO88NDB1	M14	VCC	P9	GND
K20	IO94NPB1	M15	GCB2/IO95PPB1	P10	VCC
K21	IO98NDB1	M16	GCA1/IO93PPB1	P11	VCC
K22	IO98PDB1	M17	GCC2/IO96PPB1	P12	VCC
L1	NC	M18	IO100PPB1	P13	VCC
L2	IO200PDB3	M19	GCA2/IO94PPB1	P14	GND
L3	IO210NPB3	M20	IO101PPB1	P15	VCCIB1
L4	GFB0/IO208NPB3	M21	IO99PPB1	P16	GDB0/IO112NPB1
L5	GFA0/IO207NDB3	M22	NC	P17	IO106NDB1
L6	GFB1/IO208PPB3	N1	IO201NDB3	P18	IO106PDB1
L7	VCOMPLF	N2	IO201PDB3	P19	IO107PDB1
L8	GFC0/IO209NPB3	N3	NC	P20	NC
L9	VCC	N4	GFC2/IO204PDB3	P21	IO104PDB1
L10	GND	N5	IO204NDB3	P22	IO103NDB1
L11	GND	N6	IO203NDB3	R1	NC
L12	GND	N7	IO203PDB3	R2	IO197PPB3
L13	GND	N8	VCCIB3	R3	VCC
L14	VCC	N9	VCC	R4	IO197NPB3
L15	GCC0/IO91NPB1	N10	GND	R5	IO196NPB3
L16	GCB1/IO92PPB1	N11	GND	R6	IO193NPB3
L17	GCA0/IO93NPB1	N12	GND	R7	GEC0/IO190NPB3
L18	IO96NPB1	N13	GND	R8	VMV3

Pin Number	A3P1000 Function	Pin Number	A3P1000 Function	Pin Number	A3P1000 Function
R9	VCCIB2	U4	GEB1/IO189PDB3	V21	NC
R10	VCCIB2	U5	GEB0/IO189NDB3	V22	IO109NDB1
R11	IO147RSB2	U6	VMV2	W1	NC
R12	IO136RSB2	U7	IO179RSB2	W2	IO191PDB3
R13	VCCIB2	U8	IO171RSB2	W3	NC
R14	VCCIB2	U9	IO165RSB2	W4	GND
R15	VMV2	U10	IO159RSB2	W5	IO183RSB2
R16	IO110NDB1	U11	IO151RSB2	W6	GEB2/IO186RSB2
R17	GDB1/IO112PPB1	U12	IO137RSB2	W7	IO172RSB2
R18	GDC1/IO111PDB1	U13	IO134RSB2	W8	IO170RSB2
R19	IO107NDB1	U14	IO128RSB2	W9	IO164RSB2
R20	VCC	U15	VMV1	W10	IO158RSB2
R21	IO104NDB1	U16	TCK	W11	IO153RSB2
R22	IO105PDB1	U17	VPUMP	W12	IO142RSB2
T1	IO198PDB3	U18	TRST	W13	IO135RSB2
T2	IO198NDB3	U19	GDA0/IO113NDB1	W14	IO130RSB2
T3	NC	U20	NC	W15	GDC2/IO116RSB2
T4	IO194PPB3	U21	IO108NDB1	W16	IO120RSB2
T5	IO192PPB3	U22	IO109PDB1	W17	GDA2/IO114RSB2
T6	GEC1/IO190PPB3	V1	NC	W18	TMS
T7	IO192NPB3	V2	NC	W19	GND
T8	GNDQ	V3	GND	W20	NC
T9	GEA2/IO187RSB2	V4	GEA1/IO188PDB3	W21	NC
T10	IO161RSB2	V5	GEA0/IO188NDB3	W22	NC
T11	IO155RSB2	V6	IO184RSB2	Y1	VCCIB3
T12	IO141RSB2	V7	GEC2/IO185RSB2	Y2	IO191NDB3
T13	IO129RSB2	V8	IO168RSB2	Y3	NC
T14	IO124RSB2	V9	IO163RSB2	Y4	IO182RSB2
T15	GNDQ	V10	IO157RSB2	Y5	GND
T16	IO110PDB1	V11	IO149RSB2	Y6	IO177RSB2
T17	VJTAG	V12	IO143RSB2	Y7	IO174RSB2
T18	GDC0/IO111NDB1	V13	IO138RSB2	Y8	VCC
T19	GDA1/IO113PDB1	V14	IO131RSB2	Y9	VCC
T20	NC	V15	IO125RSB2	Y10	IO154RSB2
T21	IO108PDB1	V16	GDB2/IO115RSB2	Y11	IO148RSB2
T22	IO105NDB1	V17	TDI	Y12	IO140RSB2
U1	IO195PDB3	V18	GNDQ	Y13	NC
U2	IO195NDB3	V19	TDO	Y14	VCC
U3	IO194NPB3	V20	GND	Y15	VCC

Pin Number	A3P1000 Function	Pin Number	A3P1000 Function
Y16	NC	AB11	IO145RSB2
Y17	NC	AB12	IO144RSB2
Y18	GND	AB13	IO132RSB2
Y19	NC	AB14	IO127RSB2
Y20	NC	AB15	IO126RSB2
Y21	NC	AB16	IO123RSB2
Y22	VCCIB1	AB17	IO121RSB2
AA1	GND	AB18	IO118RSB2
AA2	VCCIB3	AB19	NC
AA3	NC	AB20	VCCIB2
AA4	IO181RSB2	AB21	GND
AA5	IO178RSB2	AB22	GND
AA6	IO175RSB2		
AA7	IO169RSB2		
AA8	IO166RSB2		
AA9	IO160RSB2		
AA10	IO152RSB2		
AA11	IO146RSB2		
AA12	IO139RSB2		
AA13	IO133RSB2		
AA14	NC		
AA15	NC		
AA16	IO122RSB2		
AA17	IO119RSB2		
AA18	IO117RSB2		
AA19	NC		
AA20	NC		
AA21	VCCIB1		
AA22	GND		
AB1	GND		
AB2	GND		
AB3	VCCIB2		
AB4	IO180RSB2		
AB5	IO176RSB2		
AB6	IO173RSB2		
AB7	IO167RSB2		
AB8	IO162RSB2		
AB9	IO156RSB2		
AB10	IO150RSB2		

Pin Number	A3PE3000L Function	Pin Number	A3PE3000L Function	Pin Number	A3PE3000L Function
D2	IO303NDB7V3	E18	GBA2/IO82PDB2V0	G12	IO42PDB1V0
D3	IO305NDB7V3	E19	IO86NDB2V0	G13	IO50PDB1V1
D4	GND	E20	GND	G14	IO60NDB1V2
D5	GAA0/IO00NDB0V0	E21	IO90NDB2V1	G15	GNDQ
D6	GAA1/IO00PDB0V0	E22	IO98PDB2V2	G16	VCOMPLB
D7	GAB0/IO01NDB0V0	F1	IO299NPB7V3	G17	GBB2/IO83PDB2V0
D8	IO20PDB0V2	F2	IO301NDB7V3	G18	IO92PDB2V1
D9	IO22PDB0V2	F3	IO301PDB7V3	G19	IO92NDB2V1
D10	IO30PDB0V3	F4	IO308NDB7V4	G20	IO102PDB2V2
D11	IO38NDB0V4	F5	IO309NDB7V4	G21	IO102NDB2V2
D12	IO52NDB1V1	F6	VMV7	G22	IO105NDB2V2
D13	IO52PDB1V1	F7	VCCPLA	H1	IO286PSB7V1
D14	IO66NDB1V3	F8	GAC0/IO02NDB0V0	H2	IO291NPB7V2
D15	IO66PDB1V3	F9	GAC1/IO02PDB0V0	H3	VCC
D16	GBB1/IO80PDB1V4	F10	IO32NDB0V3	H4	IO295NDB7V2
D17	GBA0/IO81NDB1V4	F11	IO32PDB0V3	H5	IO297NDB7V2
D18	GBA1/IO81PDB1V4	F12	IO44PDB1V0	H6	IO307NDB7V4
D19	GND	F13	IO50NDB1V1	H7	IO287PDB7V1
D20	IO88PDB2V0	F14	IO60PDB1V2	H8	VMV0
D21	IO90PDB2V1	F15	GBC0/IO79NDB1V4	H9	VCCIB0
D22	IO94NPB2V1	F16	VCCPLB	H10	VCCIB0
E1	IO293NDB7V2	F17	VMV2	H11	IO36NDB0V4
E2	IO299PPB7V3	F18	IO82NDB2V0	H12	IO42NDB1V0
E3	GND	F19	IO86PDB2V0	H13	VCCIB1
E4	GAB2/IO308PDB7V4	F20	IO96PDB2V1	H14	VCCIB1
E5	GAA2/IO309PDB7V4	F21	IO96NDB2V1	H15	VMV1
E6	GNDQ	F22	IO98NDB2V2	H16	GBC2/IO84PDB2V0
E7	GAB1/IO01PDB0V0	G1	IO289NDB7V1	H17	IO83NDB2V0
E8	IO20NDB0V2	G2	IO289PDB7V1	H18	IO100NDB2V2
E9	IO22NDB0V2	G3	IO291PPB7V2	H19	IO100PDB2V2
E10	IO30NDB0V3	G4	IO295PDB7V2	H20	VCC
E11	IO38PDB0V4	G5	IO297PDB7V2	H21	VMV2
E12	IO44NDB1V0	G6	GAC2/IO307PDB7V4	H22	IO105PDB2V2
E13	IO58NDB1V2	G7	VCOMPLA	J1	IO285NDB7V1
E14	IO58PDB1V2	G8	GNDQ	J2	IO285PDB7V1
E15	GBC1/IO79PDB1V4	G9	IO26NDB0V3	J3	VMV7
E16	GBB0/IO80NDB1V4	G10	IO26PDB0V3	J4	IO279PDB7V0
E17	GNDQ	G11	IO36PDB0V4	J5	IO283PDB7V1


Pin Number	A3PE3000L Function	Pin Number	A3PE3000L Function	Pin Number	A3PE3000L Function
J6	IO281PDB7V0	K22	IO107NDB2V3	M16	GCA1/IO114PPB3V0
J7	IO287NDB7V1	L1	IO257PSB6V2	M17	GCC2/IO117PPB3V0
J8	VCCIB7	L2	IO276PDB7V0	M18	VCCPLC
J9	GND	L3	IO276NDB7V0	M19	GCA2/IO115PDB3V0
J10	VCC	L4	GFB0/IO274NPB7V0	M20	IO115NDB3V0
J11	VCC	L5	GFA0/IO273NDB6V4	M21	IO126PDB3V1
J12	VCC	L6	GFB1/IO274PPB7V0	M22	IO124PSB3V1
J13	VCC	L7	VCOMPLF	N1	IO255PPB6V2
J14	GND	L8	GFC0/IO275NPB7V0	N2	IO253NDB6V2
J15	VCCIB2	L9	VCC	N3	VMV6
J16	IO84NDB2V0	L10	GND	N4	GFC2/IO270PPB6V4
J17	IO104NDB2V2	L11	GND	N5	IO261PPB6V3
J18	IO104PDB2V2	L12	GND	N6	IO263PDB6V3
J19	IO106PPB2V3	L13	GND	N7	IO263NDB6V3
J20	GNDQ	L14	VCC	N8	VCCIB6
J21	IO109PDB2V3	L15	GCC0/IO112NPB2V3	N9	VCC
J22	IO107PDB2V3	L16	GCB1/IO113PPB2V3	N10	GND
K1	IO277NDB7V0	L17	GCA0/IO114NPB3V0	N11	GND
K2	IO277PDB7V0	L18	VCOMPLC	N12	GND
K3	GNDQ	L19	GCB0/IO113NPB2V3	N13	GND
K4	IO279NDB7V0	L20	IO110PPB2V3	N14	VCC
K5	IO283NDB7V1	L21	IO111NDB2V3	N15	VCCIB3
K6	IO281NDB7V0	L22	IO111PDB2V3	N16	IO116NPB3V0
K7	GFC1/IO275PPB7V0	M1	GNDQ	N17	IO132NPB3V2
K8	VCCIB7	M2	IO255NPB6V2	N18	IO117NPB3V0
K9	VCC	M3	IO272NDB6V4	N19	IO132PPB3V2
K10	GND	M4	GFA2/IO272PDB6V4	N20	GNDQ
K11	GND	M5	GFA1/IO273PDB6V4	N21	IO126NDB3V1
K12	GND	M6	VCCPLF	N22	IO128PDB3V1
K13	GND	M7	IO271NDB6V4	P1	IO247PDB6V1
K14	VCC	M8	GFB2/IO271PDB6V4	P2	IO253PDB6V2
K15	VCCIB2	M9	VCC	P3	IO270NPB6V4
K16	GCC1/IO112PPB2V3	M10	GND	P4	IO261NPB6V3
K17	IO108NDB2V3	M11	GND	P5	IO249PPB6V1
K18	IO108PDB2V3	M12	GND	P6	IO259PDB6V3
K19	IO110NPB2V3	M13	GND	P7	IO259NDB6V3
K20	IO106NPB2V3	M14	VCC	P8	VCCIB6
K21	IO109NDB2V3	M15	GCB2/IO116PPB3V0	P9	GND

Pin Number	A3PE3000L Function	Pin Number	A3PE3000L Function	Pin Number	A3PE3000L Function
P10	VCC	T4	IO241PDB6V0	U20	IO144NDB3V3
P11	VCC	T5	IO241NDB6V0	U21	IO140NDB3V3
P12	VCC	T6	GEC1/IO236PPB6V0	U22	IO142PDB3V3
P13	VCC	T7	VCOMPLE	V1	IO239PDB6V0
P14	GND	T8	GNDQ	V2	IO240NPB6V0
P15	VCCIB3	T9	GEA2/IO233PPB5V4	V3	GND
P16	GDB0/IO152NPB3V4	T10	IO206NDB5V1	V4	GEA1/IO234PDB6V0
P17	IO136NDB3V2	T11	IO202NDB5V1	V5	GEA0/IO234NDB6V0
P18	IO136PDB3V2	T12	IO194NDB5V0	V6	GNDQ
P19	IO138PDB3V3	T13	IO186NDB4V4	V7	GEC2/IO231PDB5V4
P20	VMV3	T14	IO186PDB4V4	V8	IO222NPB5V3
P21	IO130PDB3V2	T15	GNDQ	V9	IO204NDB5V1
P22	IO128NDB3V1	T16	VCOMPLD	V10	IO204PDB5V1
R1	IO247NDB6V1	T17	VJTAG	V11	IO195NDB5V0
R2	IO245PDB6V1	T18	GDC0/IO151NDB3V4	V12	IO195PDB5V0
R3	VCC	T19	GDA1/IO153PDB3V4	V13	IO178NDB4V3
R4	IO249NPB6V1	T20	IO144PDB3V3	V14	IO178PDB4V3
R5	IO251NDB6V2	T21	IO140PDB3V3	V15	IO155NDB4V0
R6	IO251PDB6V2	T22	IO134NDB3V2	V16	GDB2/IO155PDB4V0
R7	GEC0/IO236NPB6V0	U1	IO240PPB6V0	V17	TDI
R8	VMV5	U2	IO238PDB6V0	V18	GNDQ
R9	VCCIB5	U3	IO238NDB6V0	V19	TDO
R10	VCCIB5	U4	GEB1/IO235PDB6V0	V20	GND
R11	IO196NDB5V0	U5	GEB0/IO235NDB6V0	V21	IO146PDB3V4
R12	IO196PDB5V0	U6	VMV6	V22	IO142NDB3V3
R13	VCCIB4	U7	VCCPLE	W1	IO239NDB6V0
R14	VCCIB4	U8	IO233NPB5V4	W2	IO237PDB6V0
R15	VMV3	U9	IO222PPB5V3	W3	IO230PSB5V4
R16	VCCPLD	U10	IO206PDB5V1	W4	GND
R17	GDB1/IO152PPB3V4	U11	IO202PDB5V1	W5	IO232NDB5V4
R18	GDC1/IO151PDB3V4	U12	IO194PDB5V0	W6	FF/GEB2/IO232PDB5V4
R19	IO138NDB3V3	U13	IO176NDB4V2	W7	IO231NDB5V4
R20	VCC	U14	IO176PDB4V2	W8	IO214NDB5V2
R21	IO130NDB3V2	U15	VMV4	W9	IO214PDB5V2
R22	IO134PDB3V2	U16	TCK	W10	IO200NDB5V0
T1	IO243PPB6V1	U17	VPUMP	W11	IO192NDB4V4
T2	IO245NDB6V1	U18	TRST	W12	IO184NDB4V3
T3	IO243NPB6V1	U19	GDA0/IO153NDB3V4	W13	IO184PDB4V3

Pin Number	A3PE3000L Function
W14	IO156NDB4V0
W15	GDC2/IO156PDB4V0
W16	IO154NDB4V0
W17	GDA2/IO154PDB4V0
W18	TMS
W19	GND
W20	IO150NDB3V4
W21	IO146NDB3V4
W22	IO148PPB3V4
Y1	VCCIB6
Y2	IO237NDB6V0
Y3	IO228NDB5V4
Y4	IO224NDB5V3
Y5	GND
Y6	IO220NDB5V3
Y7	IO220PDB5V3
Y8	VCC
Y9	VCC
Y10	IO200PDB5V0
Y11	IO192PDB4V4
Y12	IO188NPB4V4
Y13	IO187PSB4V4
Y14	VCC
Y15	VCC
Y16	IO164NDB4V1
Y17	IO164PDB4V1
Y18	GND
Y19	IO158PPB4V0
Y20	IO150PDB3V4
Y21	IO148NPB3V4
Y22	VCCIB3

5.6 FG896

Figure 66 • Bottom-view of the FG896 Package



Note: For Package Manufacturing and Environmental information, visit the Resource Center at <http://www.microsemi.com/products/fpga-soc/solutions>.

Table 238 • FG896: A3PE3000L Pin Number and its Associated Functions

A3PE3000L		A3PE3000L		A3PE3000L	
Pin Number	Function	Pin Number	Function	Pin Number	Function
A2	GND	AA10	VCC	AB18	IO178NDB4V3
A3	GND	AA11	IO226PPB5V4	AB19	IO178PDB4V3
A4	IO14NPB0V1	AA12	VCCIB5	AB20	IO174NDB4V2
A5	GND	AA13	VCCIB5	AB21	IO162NPB4V1
A6	IO07NPB0V0	AA14	VCCIB5	AB22	VCC
A7	GND	AA15	VCCIB5	AB23	VCCPLD
A8	IO09NDB0V1	AA16	VCCIB4	AB24	VCCIB3
A9	IO17NDB0V2	AA17	VCCIB4	AB25	IO150PDB3V4
A10	IO17PDB0V2	AA18	VCCIB4	AB26	IO148PDB3V4
A11	IO21NDB0V2	AA19	VCCIB4	AB27	IO147NDB3V4
A12	IO21PDB0V2	AA20	IO174PDB4V2	AB28	IO145PDB3V3
A13	IO33NDB0V4	AA21	VCC	AB29	IO143PDB3V3
A14	IO33PDB0V4	AA22	IO142NPB3V3	AB30	IO137PDB3V2
A15	IO35NDB0V4	AA23	IO144NDB3V3	AC1	IO254PDB6V2
A16	IO35PDB0V4	AA24	IO144PDB3V3	AC2	IO254NDB6V2
A17	IO41NDB1V0	AA25	IO146NDB3V4	AC3	IO240PDB6V0
A18	IO43NDB1V0	AA26	IO146PDB3V4	AC4	GEC1/IO236PDB6V0
A19	IO43PDB1V0	AA27	IO147PDB3V4	AC5	IO237PDB6V0
A20	IO45NDB1V0	AA28	IO139NDB3V3	AC6	IO237NDB6V0
A21	IO45PDB1V0	AA29	IO139PDB3V3	AC7	VCOMPLE
A22	IO57NDB1V2	AA30	IO133NDB3V2	AC8	GND
A23	IO57PDB1V2	AB1	IO256NDB6V2	AC9	IO226NPB5V4
A24	GND	AB2	IO244PDB6V1	AC10	IO222NDB5V3
A25	IO69PPB1V3	AB3	IO244NDB6V1	AC11	IO216NPB5V2
A26	GND	AB4	IO241PDB6V0	AC12	IO210NPB5V2
A27	GBC1/IO79PPB1V4	AB5	IO241NDB6V0	AC13	IO204NDB5V1
A28	GND	AB6	IO243NPB6V1	AC14	IO204PDB5V1
A29	GND	AB7	VCCIB6	AC15	IO194NDB5V0
AA1	IO256PDB6V2	AB8	VCCPLE	AC16	IO188NDB4V4
AA2	IO248PDB6V1	AB9	VCC	AC17	IO188PDB4V4
AA3	IO248NDB6V1	AB10	IO222PDB5V3	AC18	IO182PPB4V3
AA4	IO246NDB6V1	AB11	IO218PPB5V3	AC19	IO170NPB4V2
AA5	GEA1/IO234PDB6V0	AB12	IO206NDB5V1	AC20	IO164NDB4V1
AA6	GEA0/IO234NDB6V0	AB13	IO206PDB5V1	AC21	IO164PDB4V1
AA7	IO243PPB6V1	AB14	IO198NDB5V0	AC22	IO162PPB4V1
AA8	IO245NDB6V1	AB15	IO198PDB5V0	AC23	GND
AA9	GEB1/IO235PPB6V0	AB16	IO192NDB4V4	AC24	VCOMPLD
		AB17	IO192PDB4V4	AC25	IO150NDB3V4

Pin Number	A3PE3000L Function	Pin Number	A3PE3000L Function	Pin Number	A3PE3000L Function
AC26	IO148NDB3V4	AE3	IO239PDB6V0	AF9	IO229NDB5V4
AC27	GDA1/IO153PDB3V4	AE4	IO239NDB6V0	AF10	IO229PDB5V4
AC28	IO145NDB3V3	AE5	VMV6	AF11	IO214PPB5V2
AC29	IO143NDB3V3	AE5	VMV6	AF12	IO208NDB5V1
AC30	IO137NDB3V2	AE6	GND	AF13	IO208PDB5V1
AD1	GND	AE7	GNDQ	AF14	IO200PDB5V0
AD2	IO242NPB6V1	AE8	IO230NDB5V4	AF15	IO196NDB5V0
AD3	IO240NDB6V0	AE9	IO224NPB5V3	AF16	IO186NDB4V4
AD4	GEC0/IO236NDB6V0	AE10	IO214NPB5V2	AF17	IO186PDB4V4
AD5	VCCIB6	AE11	IO212NDB5V2	AF18	IO180NDB4V3
AD6	GNDQ	AE12	IO212PDB5V2	AF19	IO180PDB4V3
AD6	GNDQ	AE13	IO202NPB5V1	AF20	IO168NDB4V1
AD7	VCC	AE14	IO200NDB5V0	AF21	IO168PDB4V1
AD8	VMV5	AE15	IO196PDB5V0	AF22	IO160NDB4V0
AD9	VCCIB5	AE16	IO190NDB4V4	AF23	IO158NPB4V0
AD10	IO224PPB5V3	AE17	IO184PDB4V3	AF24	VCCIB4
AD11	IO218NPB5V3	AE18	IO184NDB4V3	AF25	IO154NPB4V0
AD12	IO216PPB5V2	AE19	IO172PDB4V2	AF26	VCC
AD13	IO210PPB5V2	AE20	IO172NDB4V2	AF27	TDO
AD14	IO202PPB5V1	AE21	IO166NDB4V1	AF28	VCCIB3
AD15	IO194PDB5V0	AE22	IO160PDB4V0	AF29	GNDQ
AD16	IO190PDB4V4	AE23	GNDQ	AF29	GNDQ
AD17	IO182NPB4V3	AE24	VMV4	AF30	GND
AD18	IO176NDB4V2	AE25	GND	AG1	IO238NPB6V0
AD19	IO176PDB4V2	AE26	GDB0/IO152NDB3V4	AG2	VCC
AD20	IO170PPB4V2	AE27	GDB1/IO152PDB3V4	AG3	IO232NPB5V4
AD21	IO166PDB4V1	AE28	VMV3	AG4	GND
AD22	VCCIB4	AE28	VMV3	AG5	IO220PPB5V3
AD23	TCK	AE29	VCC	AG6	IO228PDB5V4
AD24	VCC	AE30	IO149PDB3V4	AG7	IO231NDB5V4
AD25	TRST	AF1	GND	AG8	GEC2/IO231PDB5V4
AD26	VCCIB3	AF2	IO238PPB6V0	AG9	IO225NPB5V3
AD27	GDA0/IO153NDB3V4	AF3	VCCIB6	AG10	IO223NPB5V3
AD28	GDC0/IO151NDB3V4	AF4	IO220NPB5V3	AG11	IO221PDB5V3
AD29	GDC1/IO151PDB3V4	AF5	VCC	AG12	IO221NDB5V3
AD30	GND	AF6	IO228NDB5V4	AG13	IO205NPB5V1
AE1	IO242PPB6V1	AF7	VCCIB5	AG14	IO199NDB5V0
AE2	VCC	AF8	IO230PDB5V4	AG15	IO199PDB5V0

Pin Number	A3PE3000L Function	Pin Number	A3PE3000L Function	Pin Number	A3PE3000L Function
AG16	IO187NDB4V4	AH24	IO157PDB4V0	AK3	GND
AG17	IO187PDB4V4	AH25	IO155NDB4V0	AK4	IO217PPB5V2
AG18	IO181NDB4V3	AH26	VCCIB4	AK5	GND
AG19	IO171PPB4V2	AH27	TDI	AK6	IO215PPB5V2
AG20	IO165NPB4V1	AH28	VCC	AK7	GND
AG21	IO161NPB4V0	AH29	VPUMP	AK8	IO207NDB5V1
AG22	IO159NDB4V0	AH30	GND	AK9	IO207PDB5V1
AG23	IO159PDB4V0	AJ1	GND	AK10	IO201NDB5V0
AG24	IO158PPB4V0	AJ2	GND	AK11	IO201PDB5V0
AG25	GDB2/IO155PDB4V0	AJ3	GEA2/IO233PPB5V4	AK12	IO193NDB4V4
AG26	GDA2/IO154PPB4V0	AJ4	VCC	AK13	IO193PDB4V4
AG27	GND	AJ5	IO217NPB5V2	AK14	IO197PDB5V0
AG28	VJTAG	AJ6	VCC	AK15	IO191NDB4V4
AG29	VCC	AJ7	IO215NPB5V2	AK16	IO191PDB4V4
AG30	IO149NDB3V4	AJ8	IO213NDB5V2	AK17	IO189NDB4V4
AH1	GND	AJ9	IO213PDB5V2	AK18	IO189PDB4V4
AH2	IO233NPB5V4	AJ10	IO209NDB5V1	AK19	IO179PPB4V3
AH3	VCC	AJ11	IO209PDB5V1	AK20	IO175NDB4V2
AH4	FF/GEB2/IO232PPB5 V4	AJ12	IO203NDB5V1	AK21	IO175PDB4V2
AH5	VCCIB5	AJ13	IO203PDB5V1	AK22	IO169NDB4V1
AH6	IO219NDB5V3	AJ14	IO197NDB5V0	AK23	IO169PDB4V1
AH7	IO219PDB5V3	AJ15	IO195PDB5V0	AK24	GND
AH8	IO227NDB5V4	AJ16	IO183NDB4V3	AK25	IO167PPB4V1
AH9	IO227PDB5V4	AJ17	IO183PDB4V3	AK26	GND
AH10	IO225PPB5V3	AJ18	IO179NPB4V3	AK27	GDC2/IO156PPB4V0
AH11	IO223PPB5V3	AJ19	IO177PDB4V2	AK28	GND
AH12	IO211NDB5V2	AJ20	IO173NDB4V2	AK29	GND
AH13	IO211PDB5V2	AJ21	IO173PDB4V2	B1	GND
AH14	IO205PPB5V1	AJ22	IO163NDB4V1	B2	GND
AH15	IO195NDB5V0	AJ23	IO163PDB4V1	B3	GAA2/IO309PPB7V4
AH16	IO185NDB4V3	AJ24	IO167NPB4V1	B4	VCC
AH17	IO185PDB4V3	AJ25	VCC	B5	IO14PPB0V1
AH18	IO181PDB4V3	AJ26	IO156NPB4V0	B6	VCC
AH19	IO177NDB4V2	AJ27	VCC	B7	IO07PPB0V0
AH20	IO171NPB4V2	AJ28	TMS	B8	IO09PDB0V1
AH21	IO165PPB4V1	AJ29	GND	B9	IO15PPB0V1
AH22	IO161PPB4V0	AJ30	GND	B10	IO19NDB0V2
AH23	IO157NDB4V0	AK2	GND	B11	IO19PDB0V2

Pin Number	A3PE3000L Function	Pin Number	A3PE3000L Function	Pin Number	A3PE3000L Function
B12	IO29NDB0V3	C20	IO63NDB1V2	D28	GBA0/IO81NPB1V4
B13	IO29PDB0V3	C21	IO63PDB1V2	D29	VCC
B14	IO31PPB0V3	C22	IO67NDB1V3	D30	GBA2/IO82PPB2V0
B15	IO37NDB0V4	C23	IO67PDB1V3	E1	GND
B16	IO37PDB0V4	C24	IO75NDB1V4	E2	IO303NPB7V3
B17	IO41PDB1V0	C25	IO75PDB1V4	E3	VCCIB7
B18	IO51NDB1V1	C26	VCCIB1	E4	IO305PPB7V3
B19	IO59PDB1V2	C27	IO64PPB1V2	E5	VCC
B20	IO53PDB1V1	C28	VCC	E6	GAC0/IO02NDB0V0
B21	IO53NDB1V1	C29	GBA1/IO81PPB1V4	E7	VCCIB0
B22	IO61NDB1V2	C30	GND	E8	IO06PPB0V0
B23	IO61PDB1V2	D1	IO303PPB7V3	E9	IO24NDB0V2
B24	IO69NPB1V3	D2	VCC	E10	IO24PDB0V2
B25	VCC	D3	IO305NPB7V3	E11	IO13NDB0V1
B26	GBC0/IO79NPB1V4	D4	GND	E12	IO13PDB0V1
B27	VCC	D5	GAA1/IO00PPB0V0	E13	IO34NDB0V4
B28	IO64NPB1V2	D6	GAC1/IO02PDB0V0	E14	IO34PDB0V4
B29	GND	D7	IO06NPB0V0	E15	IO40NDB0V4
B30	GND	D8	GAB0/IO01NDB0V0	E16	IO49NDB1V1
C1	GND	D9	IO05NDB0V0	E17	IO49PDB1V1
C2	IO309NPB7V4	D10	IO11NDB0V1	E18	IO50PDB1V1
C3	VCC	D11	IO11PDB0V1	E19	IO58PDB1V2
C4	GAA0/IO00NPB0V0	D12	IO23NDB0V2	E20	IO60NDB1V2
C5	VCCIB0	D13	IO23PDB0V2	E21	IO77PDB1V4
C6	IO03PDB0V0	D14	IO27PDB0V3	E22	IO68NDB1V3
C7	IO03NDB0V0	D15	IO40PDB0V4	E23	IO68PDB1V3
C8	GAB1/IO01PDB0V0	D16	IO47NDB1V0	E24	VCCIB1
C9	IO05PDB0V0	D17	IO47PDB1V0	E25	IO74PDB1V4
C10	IO15NPB0V1	D18	IO55NPB1V1	E26	VCC
C11	IO25NDB0V3	D19	IO65NDB1V3	E27	GBB1/IO80PPB1V4
C12	IO25PDB0V3	D20	IO65PDB1V3	E28	VCCIB2
C13	IO31NPB0V3	D21	IO71NDB1V3	E29	IO82NPB2V0
C14	IO27NDB0V3	D22	IO71PDB1V3	E30	GND
C15	IO39NDB0V4	D23	IO73NDB1V4	F1	IO296PPB7V2
C16	IO39PDB0V4	D24	IO73PDB1V4	F2	VCC
C17	IO55PPB1V1	D25	IO74NDB1V4	F3	IO306PDB7V4
C18	IO51PDB1V1	D26	GBB0/IO80NPB1V4	F4	IO297PDB7V2
C19	IO59NDB1V2	D27	GND	F5	VMV7

Pin Number	A3PE3000L Function	Pin Number	A3PE3000L Function	Pin Number	A3PE3000L Function
F5	VMV7	G11	IO16NDB0V1	H18	IO52PDB1V1
F6	GND	G12	IO22PDB0V2	H19	IO62NDB1V2
F7	GNDQ	G13	IO26PPB0V3	H20	IO62PDB1V2
F8	IO12NDB0V1	G14	IO38NPB0V4	H21	IO70NDB1V3
F9	IO12PDB0V1	G15	IO36NDB0V4	H22	IO70PDB1V3
F10	IO10PDB0V1	G16	IO46NDB1V0	H23	GND
F11	IO16PDB0V1	G17	IO46PDB1V0	H24	VCOMPLB
F12	IO22NDB0V2	G18	IO56NDB1V1	H25	GBC2/IO84PDB2V0
F13	IO30NDB0V3	G19	IO56PDB1V1	H26	IO84NDB2V0
F14	IO30PDB0V3	G20	IO66NDB1V3	H27	IO96PDB2V1
F15	IO36PDB0V4	G21	IO66PDB1V3	H28	IO96NDB2V1
F16	IO48NDB1V0	G22	VCCIB1	H29	IO89PDB2V0
F17	IO48PDB1V0	G23	VMV1	H30	IO89NDB2V0
F18	IO50NDB1V1	G24	VCC	J1	IO290NDB7V2
F19	IO58NDB1V2	G25	GNDQ	J2	IO290PDB7V2
F20	IO60PDB1V2	G25	GNDQ	J3	IO302NDB7V3
F21	IO77NDB1V4	G26	VCCIB2	J4	IO302PDB7V3
F22	IO72NDB1V3	G27	IO86NDB2V0	J5	IO295NDB7V2
F23	IO72PDB1V3	G28	IO92NDB2V1	J6	IO299NDB7V3
F24	GNDQ	G29	IO100PPB2V2	J7	VCCIB7
F25	GND	G30	GND	J8	VCCPLA
F26	VMV2	H1	IO294PDB7V2	J9	VCC
F26	VMV2	H2	IO294NDB7V2	J10	IO04NPB0V0
F27	IO86PDB2V0	H3	IO300NDB7V3	J11	IO18NDB0V2
F28	IO92PDB2V1	H4	IO300PDB7V3	J12	IO20NDB0V2
F29	VCC	H5	IO295PDB7V2	J13	IO20PDB0V2
F30	IO100NPB2V2	H6	IO299PDB7V3	J14	IO32NDB0V3
G1	GND	H7	VCOMPLA	J15	IO32PDB0V3
G2	IO296NPB7V2	H8	GND	J16	IO42PDB1V0
G3	IO306NDB7V4	H9	IO08NDB0V0	J17	IO44NDB1V0
G4	IO297NDB7V2	H10	IO08PDB0V0	J18	IO44PDB1V0
G5	VCCIB7	H11	IO18PDB0V2	J19	IO54NDB1V1
G6	GNDQ	H12	IO26NPB0V3	J20	IO54PDB1V1
G6	GNDQ	H13	IO28NDB0V3	J21	IO76NPB1V4
G7	VCC	H14	IO28PDB0V3	J22	VCC
G8	VMV0	H15	IO38PPB0V4	J23	VCCPLB
G9	VCCIB0	H16	IO42NDB1V0	J24	VCCIB2
G10	IO10NDB0V1	H17	IO52NDB1V1	J25	IO90PDB2V1

A3PE3000L		A3PE3000L		A3PE3000L	
Pin Number	Function	Pin Number	Function	Pin Number	Function
J26	IO90NDB2V1	L4	IO298PDB7V3	M12	GND
J27	GBB2/IO83PDB2V0	L5	IO283PDB7V1	M13	GND
J28	IO83NDB2V0	L6	IO291NDB7V2	M14	GND
J29	IO91PDB2V1	L7	IO291PDB7V2	M15	GND
J30	IO91NDB2V1	L8	IO293PDB7V2	M16	GND
K1	IO288NDB7V1	L9	IO293NDB7V2	M17	GND
K2	IO288PDB7V1	L10	IO307NPB7V4	M18	GND
K3	IO304NDB7V3	L11	VCC	M19	GND
K4	IO304PDB7V3	L12	VCC	M20	VCC
K5	GAB2/IO308PDB7V4	L13	VCC	M21	VCCIB2
K6	IO308NDB7V4	L14	VCC	M22	NC
K7	IO301PDB7V3	L15	VCC	M23	IO104PPB2V2
K8	IO301NDB7V3	L16	VCC	M24	IO102PDB2V2
K9	GAC2/IO307PPB7V4	L17	VCC	M25	IO102NDB2V2
K10	VCC	L18	VCC	M26	IO95PDB2V1
K11	IO04PPB0V0	L19	VCC	M27	IO97NDB2V1
K12	VCCIB0	L20	VCC	M28	IO101NDB2V2
K13	VCCIB0	L21	IO78NPB1V4	M29	IO103NDB2V2
K14	VCCIB0	L22	IO104NPB2V2	M30	IO119PDB3V0
K15	VCCIB0	L23	IO98NDB2V2	N1	IO276PDB7V0
K16	VCCIB1	L24	IO98PDB2V2	N2	IO278PDB7V0
K17	VCCIB1	L25	IO87PDB2V0	N3	IO280PDB7V0
K18	VCCIB1	L26	IO87NDB2V0	N4	IO284PDB7V1
K19	VCCIB1	L27	IO97PDB2V1	N5	IO279PDB7V0
K20	IO76PPB1V4	L28	IO101PDB2V2	N6	IO285NDB7V1
K21	VCC	L29	IO103PDB2V2	N7	IO287NDB7V1
K22	IO78PPB1V4	L30	IO119NDB3V0	N8	IO281NDB7V0
K23	IO88NDB2V0	M1	IO282NDB7V1	N9	IO281PDB7V0
K24	IO88PDB2V0	M2	IO282PDB7V1	N10	VCCIB7
K25	IO94PDB2V1	M3	IO292NDB7V2	N11	VCC
K26	IO94NDB2V1	M4	IO292PDB7V2	N12	GND
K27	IO85PDB2V0	M5	IO283NDB7V1	N13	GND
K28	IO85NDB2V0	M6	IO285PDB7V1	N14	GND
K29	IO93PDB2V1	M7	IO287PDB7V1	N15	GND
K30	IO93NDB2V1	M8	IO289PDB7V1	N16	GND
L1	IO286NDB7V1	M9	IO289NDB7V1	N17	GND
L2	IO286PDB7V1	M10	VCCIB7	N18	GND
L3	IO298NDB7V3	M11	VCC	N19	GND


Pin Number	A3PE3000L Function	Pin Number	A3PE3000L Function	Pin Number	A3PE3000L Function
N20	VCC	P28	IO105NDB2V2	T6	IO267NDB6V4
N21	VCCIB2	P29	GCC2/IO117PDB3V0	T7	IO267PDB6V4
N22	IO106NDB2V3	P30	IO117NDB3V0	T8	IO265PDB6V3
N23	IO106PDB2V3	R1	GFC2/IO270PDB6V4	T9	IO263PDB6V3
N24	IO108PDB2V3	R2	GFB1/IO274PPB7V0	T10	VCCIB6
N25	IO108NDB2V3	R3	VCOMPLF	T11	VCC
N26	IO95NDB2V1	R4	GFA0/IO273NDB6V4	T12	GND
N27	IO99NDB2V2	R5	GFB0/IO274NPB7V0	T13	GND
N28	IO99PDB2V2	R6	IO271NDB6V4	T14	GND
N29	IO107PDB2V3	R7	GFB2/IO271PDB6V4	T15	GND
N30	IO107NDB2V3	R8	IO269PDB6V4	T16	GND
P1	IO276NDB7V0	R9	IO269NDB6V4	T17	GND
P2	IO278NDB7V0	R10	VCCIB7	T18	GND
P3	IO280NDB7V0	R11	VCC	T19	GND
P4	IO284NDB7V1	R12	GND	T20	VCC
P5	IO279NDB7V0	R13	GND	T21	VCCIB3
P6	GFC1/IO275PDB7V0	R14	GND	T22	IO109NPB2V3
P7	GFC0/IO275NDB7V0	R15	GND	T23	IO116NDB3V0
P8	IO277PDB7V0	R16	GND	T24	IO118NDB3V0
P9	IO277NDB7V0	R17	GND	T25	IO122NPB3V1
P10	VCCIB7	R18	GND	T26	GCA1/IO114PPB3V0
P11	VCC	R19	GND	T27	GCB0/IO113NPB2V3
P12	GND	R20	VCC	T28	GCA2/IO115PPB3V0
P13	GND	R21	VCCIB2	T29	VCCPLC
P14	GND	R22	GCC0/IO112NDB2V3	T30	IO121PDB3V0
P15	GND	R23	GCB2/IO116PDB3V0	U1	IO268PDB6V4
P16	GND	R24	IO118PDB3V0	U2	IO264NDB6V3
P17	GND	R25	IO111PPB2V3	U3	IO264PDB6V3
P18	GND	R26	IO122PPB3V1	U4	IO258PDB6V3
P19	GND	R27	GCA0/IO114NPB3V0	U5	IO258NDB6V3
P20	VCC	R28	VCOMPLC	U6	IO257PPB6V2
P21	VCCIB2	R29	GCB1/IO113PPB2V3	U7	IO261PPB6V3
P22	GCC1/IO112PDB2V3	R30	IO115NPB3V0	U8	IO265NDB6V3
P23	IO110PDB2V3	T1	IO270NDB6V4	U9	IO263NDB6V3
P24	IO110NDB2V3	T2	VCCPLF	U10	VCCIB6
P25	IO109PPB2V3	T3	GFA2/IO272PPB6V4	U11	VCC
P26	IO111NPB2V3	T4	GFA1/IO273PDB6V4	U12	GND
P27	IO105PDB2V2	T5	IO272NPB6V4	U13	GND

Pin Number	A3PE3000L Function	Pin Number	A3PE3000L Function	Pin Number	A3PE3000L Function
U14	GND	V22	IO120NDB3V0	W30	IO123NDB3V1
U15	GND	V23	IO128NDB3V1	Y1	IO266PDB6V4
U16	GND	V24	IO132PDB3V2	Y2	IO250PDB6V2
U17	GND	V25	IO130PPB3V2	Y3	IO250NDB6V2
U18	GND	V26	IO126NDB3V1	Y4	IO246PDB6V1
U19	GND	V27	IO129NDB3V1	Y5	IO247NDB6V1
U20	VCC	V28	IO127NDB3V1	Y6	IO247PDB6V1
U21	VCCIB3	V29	IO125NDB3V1	Y7	IO249NPB6V1
U22	IO120PDB3V0	V30	IO123PDB3V1	Y8	IO245PDB6V1
U23	IO128PDB3V1	W1	IO266NDB6V4	Y9	IO253NDB6V2
U24	IO124PDB3V1	W2	IO262NDB6V3	Y10	GEB0/IO235NPB6V0
U25	IO124NDB3V1	W3	IO260NDB6V3	Y11	VCC
U26	IO126PDB3V1	W4	IO252NDB6V2	Y12	VCC
U27	IO129PDB3V1	W5	IO251NDB6V2	Y13	VCC
U28	IO127PDB3V1	W6	IO251PDB6V2	Y14	VCC
U29	IO125PDB3V1	W7	IO255NDB6V2	Y15	VCC
U30	IO121NDB3V0	W8	IO249PPB6V1	Y16	VCC
V1	IO268NDB6V4	W9	IO253PDB6V2	Y17	VCC
V2	IO262PDB6V3	W10	VCCIB6	Y18	VCC
V3	IO260PDB6V3	W11	VCC	Y19	VCC
V4	IO252PDB6V2	W12	GND	Y20	VCC
V5	IO257NPB6V2	W13	GND	Y21	IO142PPB3V3
V6	IO261NPB6V3	W14	GND	Y22	IO134NDB3V2
V7	IO255PDB6V2	W15	GND	Y23	IO138NDB3V3
V8	IO259PDB6V3	W16	GND	Y24	IO140NDB3V3
V9	IO259NDB6V3	W17	GND	Y25	IO140PDB3V3
V10	VCCIB6	W18	GND	Y26	IO136PPB3V2
V11	VCC	W19	GND	Y27	IO141NDB3V3
V12	GND	W20	VCC	Y28	IO135NDB3V2
V13	GND	W21	VCCIB3	Y29	IO131NDB3V2
V14	GND	W22	IO134PDB3V2	Y30	IO133PDB3V2
V15	GND	W23	IO138PDB3V3		
V16	GND	W24	IO132NDB3V2		
V17	GND	W25	IO136NPB3V2		
V18	GND	W26	IO130NPB3V2		
V19	GND	W27	IO141PDB3V3		
V20	VCC	W28	IO135PDB3V2		
V21	VCCIB3	W29	IO131PDB3V2		

6 Ordering Information

The following figure describes each element in the ordering information.

Figure 67 • Military ProASIC3/EL Ordering Information



Military ProASIC3/EL Devices

- A3P250 = 250,000 System Gates
- A3P600 = 600,000 System Gates
- A3PE600L = 600,000 System Gates
- A3P1000 = 1,000,000 System Gates
- A3PE3000L = 3,000,000 System Gates

Military ProASIC3/EL Devices with ARM Cortex-M1

- M1A3P1000 = 1,000,000 System Gates
- M1A3PE3000L = 3,000,000 System Gates