

5.7kV rms, Signal Isolated, Basic CAN FD Transceiver

FEATURES

- ▶ 5.7kV rms signal isolated CAN FD transceiver
- ▶ 1.7V to 5.5V supply and logic side levels
- ▶ 4.5V to 5.5V supply on bus side
- ▶ ISO 11898-2:2016-compliant CAN FD
- ▶ Data rates up to 12Mbps for CAN FD
- ▶ Low maximum loop propagation delay: 145ns
- ▶ Extended common-mode range (V_{CANx}): $\pm 25V$
- ▶ Bus fault protection (CANH, CANL): $\pm 40V$
- ▶ Passes EN 55022, Class B by 6dB
- ▶ Safety and regulatory approvals
 - ▶ DIN EN IEC 60747-17 (VDE 0884-17)
 - ▶ $V_{IORM} = 849V$ peak
 - ▶ UL 1577
 - ▶ $V_{ISO} = 5700V$ rms for 1 minute
 - ▶ IEC/EN/CSA 62368-1
 - ▶ IEC/CSA 60601-1
 - ▶ IEC/CSA 61010-1
 - ▶ CQC GB 4943.1
- ▶ High CMTI: $>75kV/\mu s$

ENHANCED PRODUCT FEATURES

- ▶ Supports defense and aerospace applications (AQEC standard)
- ▶ Military temperature range ($-55^{\circ}C$ to $+125^{\circ}C$)
- ▶ Controlled manufacturing baseline
- ▶ 1 assembly/test site
- ▶ 1 fabrication site
- ▶ Product change notification
- ▶ Qualification data available on request

APPLICATIONS

- ▶ CANOpen, DeviceNet, and other CAN bus implementations
- ▶ Industrial automation
- ▶ Military and aerospace (MILA) avionics for sensors, actuators, and engine control

FUNCTIONAL BLOCK DIAGRAM




Figure 1. ADM3050E-EP Functional Block Diagram

GENERAL DESCRIPTION

The ADM3050E-EP is a 5.7kV rms isolated controller area network (CAN) physical layer transceiver with a high performance, basic feature set. The ADM3050E-EP fully meets the CAN flexible data rate (CAN FD) ISO 11898-2:2016 requirements and is further capable of supporting data rates as high as 12Mbps.

The device employs Analog Devices, Inc., iCoupler® technology to combine a 2-channel isolator and a CAN transceiver into a single small outline integrated circuit (SOIC) surface-mount package. The ADM3050E-EP is a fully isolated solution for CAN and CAN FD applications. The ADM3050E-EP provides isolation between the CAN controller and physical layer bus. Safety and regulatory approvals for a 5.7kV rms withstand voltage, an 849V peak working voltage, and a 12.8kV surge test, ensure that the ADM3050E-EP meets application isolation requirements.

Low loop propagation delays and the extended common-mode range of $\pm 25V$ support robust communication on longer bus cables. Dominant timeout functionality protects against bus lock up in a fault condition, and current limiting and thermal shutdown features protect against output short circuits. The CAN bus input and output pins are protected to $\pm 40V$ against accidental connection to a +24V bus supply. The device is fully specified over the $-55^{\circ}C$ to $+125^{\circ}C$ industrial temperature range.

Additional application and technical information can be found in the [ADM3050E](#) data sheet.

TABLE OF CONTENTS

Features.....	1	Thermal Characteristics.....	8
Enhanced Product Features.....	1	ESD Ratings for ADM3050E-EP.....	8
Applications.....	1	ESD Caution.....	8
Functional Block Diagram.....	1	Pin Configuration and Function Descriptions.....	9
General Description.....	1	Operational Truth Table.....	9
Specifications.....	3	Typical Performance Characteristics.....	10
Electrical Specifications.....	3	Test Circuits.....	12
Timing Specifications.....	5	Outline Dimensions.....	13
Insulation Specifications.....	6	Ordering Guide.....	13
Regulatory Information.....	7	Evaluation Boards.....	13
Absolute Maximum Ratings.....	8		

REVISION HISTORY**3/2026—Rev. 0 to Rev. A**

Changes to Features Section.....	1
Changes to Figure 1.....	1
Change to General Description Section.....	1
Added Electrical Specifications Section and Table 1 Title.....	3
Added Table 2 Title.....	5
Changed Insulation and Safety Related Specifications Section to Insulation Specifications Section.....	6
Changes to Insulation Specifications Section and Table 3.....	6
Moved Figure 4.....	7
Changes to Figure 4.....	7
Deleted Package Characteristics Section and Table 4; Renumbered Sequentially.....	7
Changes to Regulatory Information Section and Table 4.....	7
Deleted DIN V VDE V 0884-10 (VDE V 0884-10) Insulation Characteristics (Pending) Section and Table 6.....	7
Changes to Absolute Maximum Ratings Section and Table 5.....	8
Changed Thermal Resistance Section to Thermal Characteristics Section.....	8
Changes to Thermal Characteristics Section and Table 6.....	8
Added ESD Ratings for ADM3050E-EP and Table 7; Renumbered Sequentially.....	8
Deleted Table 9.....	8

2/2019—Revision 0: Initial Version

SPECIFICATIONS

ELECTRICAL SPECIFICATIONS

All voltages are relative to their respective ground, $1.7V \leq V_{DD1} \leq 5.5V$, $4.5V \leq V_{DD2} \leq 5.5V$, and $-55^{\circ}C \leq T_A \leq +125^{\circ}C$, unless otherwise noted. Typical specifications are at $V_{DD1} = V_{DD2} = 5V$ and $T_A = 25^{\circ}C$, unless otherwise noted.

Table 1. Electrical Characteristics

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
SUPPLY CURRENT						
Bus Side	I_{DD2}					
Recessive State			5.3	7	mA	TXD high, load resistance (R_L) = 60 Ω
Dominant State			63	75	mA	Limited by transmit dominant timeout (t_{DT}), $R_L = 60\Omega$
70% Dominant/30% Recessive				73	mA	Limited by t_{DT} , $R_L = 60\Omega$, $4.75V \leq V_{DD2} \leq 5.25V$
1 Mbps			45	58	mA	Worst case, $R_L = 60\Omega$
5 Mbps			49	60	mA	
12 Mbps			58	65	mA	
Logic Side iCoupler Current	I_{DD1}			5.5	mA	TXD high, low, or switching
DRIVER						
Differential Outputs						See Figure 18
Recessive State Voltage						TXD high, R_L , and common-mode filter capacitor (C_F) open
CANH, CANL	V_{CANL}, V_{CANH}	2.0		3.0	V	
Differential Output	V_{OD}	-500		+50	mV	
Dominant State Voltage						TXD low, C_F open
CANH	V_{CANH}	2.75		4.5	V	$50\Omega \leq R_L \leq 65\Omega$
CANL	V_{CANL}	0.5		2.0	V	$50\Omega \leq R_L \leq 65\Omega$
Differential Output	V_{OD}	1.5		3.0	V	$50\Omega \leq R_L \leq 65\Omega$
		1.4		3.3	V	$45\Omega \leq R_L \leq 70\Omega$
		1.5		5.0	V	$R_L = 2240\Omega$
Output Symmetry ($V_{DD2} - V_{CANH}$ to V_{CANL})	V_{SYM}	-0.55		+0.55	V	$R_L = 60\Omega$, $C_F = 4.7nF$
Short-Circuit Current	$ I_{sc} $					R_L open
Absolute						
CANH				115	mA	$V_{CANH} = -3V$
CANL				115	mA	$V_{CANL} = 18V$
Steady State						
CANH				115	mA	$V_{CANH} = -24V$
CANL				115	mA	$V_{CANL} = 24V$
Logic Input TXD						
Input Voltage						
High	V_{IH}	$0.65 \times V_{DD1}$			V	
Low	V_{IL}			$0.35 \times V_{DD1}$	V	
Complementary Metal-Oxide Semiconductor (CMOS) Logic Input Currents	$ I_{IH} , I_{IL} $			10	μA	Input high or low
RECEIVER						
Differential Inputs						
Differential Input Voltage Range	V_{ID}					See Figure 19, RXD capacitance (C_{RXD}) open, $-25V < V_{CANL} < +25V$, $-25V < V_{CANH} < +25V$
Recessive		-1.0		+0.5	V	
Dominant		0.9		5.0	V	
Input Voltage Hysteresis	V_{HYS}		150		mV	

SPECIFICATIONS

Table 1. Electrical Characteristics (Continued)

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
Unpowered Input Leakage Current	$ I_{IN(OFF)} $			10	μA	$V_{CANH}, V_{CANL} = 5\text{V}, V_{DD2} = 0\text{V}$
Input Resistance						
CANH, CANL	R_{INH}, R_{INL}	6		25	$\text{k}\Omega$	
Differential	R_{DIFF}	20		100	$\text{k}\Omega$	
Input Resistance Matching	m_R	-0.03		+0.03		$m_R = 2 \times (R_{INH} - R_{INL}) / (R_{INH} + R_{INL})$
CANH, CANL Input Capacitance	C_{INH}, C_{INL}		35		pF	
Differential Input Capacitance	C_{DIFF}		12		pF	
Logic Output (RXD)						
Output Voltage						
Low	V_{OL}		0.2	0.4	V	Output impedance (I_{OUT}) = 2mA
High	V_{OH}	$V_{DD1} - 0.2$			V	$I_{OUT} = -2\text{mA}$
Short-Circuit Current	I_{OS}	7		85	mA	Output voltage (V_{OUT}) = GND_1 or V_{DD1}
COMMON-MODE TRANSIENT IMMUNITY (CMTI) ¹						Common-mode voltage (V_{CM}) $\geq 1\text{kV}$, transient magnitude $\geq 800\text{V}$
Input High, Recessive	$ CM_H $	75	100		$\text{kV}/\mu\text{s}$	Input voltage (V_{IN}) = V_{DD1} (TXD) or CANH/CANL recessive
Input Low, Dominant	$ CM_L $	75	100		$\text{kV}/\mu\text{s}$	$V_{IN} = 0\text{V}$ (TXD) or CANH/CANL dominant

¹ $|CM_H|$ is the maximum common-mode voltage slew rate that can be sustained while maintaining CANH/CANL recessive or $\text{RXD} \geq V_{DD1} - 0.2\text{V}$. $|CM_L|$ is the maximum common-mode voltage slew rate that can be sustained while maintaining CANH/CANL dominant or $\text{RXD} \leq 0.4\text{V}$. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

SPECIFICATIONS

TIMING SPECIFICATIONS

All voltages are relative to their respective ground, $1.7V \leq V_{DD1} \leq 5.5V$, $4.5V \leq V_{DD2} \leq 5.5V$, and $-55^{\circ}C \leq T_A \leq +125^{\circ}C$, unless otherwise noted. Typical specifications are at $V_{DD1} = V_{DD2} = 5V$ and $T_A = 25^{\circ}C$, unless otherwise noted. See the [ADM3050E](#) data sheet for information about t_{BIT_BUS} .

Table 2. Timing Characteristics

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
DRIVER						
Maximum Data Rate		12			Mbps	See Figure 2 and Figure 18, $t_{BIT_TXD} = 200ns$, $R_L = 60\Omega$, $C_L = 100pF$
Propagation Delay from TXD to Bus (Recessive to Dominant)	t_{TXD_DOM}		35	60	ns	
Propagation Delay from TXD to Bus (Dominant to Recessive)	t_{TXD_REC}		45	70	ns	
Transmit Dominant Timeout	t_{DT}	1175		4000	μs	TXD low, see Figure 3
RECEIVER						
Falling Edge Loop Propagation Delay (TXD to RXD)	t_{LOOP_FALL}			145	ns	See Figure 2 and Figure 20, $t_{BIT_TXD} = 200ns$, $R_L = 60\Omega$, $C_L = 100pF$, $C_{RXD} = 15pF$
Rising Edge Loop Propagation Delay (TXD to RXD)	t_{LOOP_RISE}			145	ns	
Loop Delay Symmetry (Minimum Recessive Bit Width)	t_{BIT_RXD}					
2Mbps		450		550	ns	$t_{BIT_TXD} = 500ns$
5Mbps		160		220	ns	$t_{BIT_TXD} = 200ns$
8Mbps		85		140	ns	$t_{BIT_TXD} = 125ns$
12Mbps		50		91.6	ns	$t_{BIT_TXD} = 83.3ns$

Timing Diagrams




Figure 2. Transceiver Timing Diagram




Figure 3. Dominant Timeout, t_{DT}

SPECIFICATIONS

INSULATION SPECIFICATIONS

The ADM3050E-EP is suitable for "safe electrical insulation" only within the safety limiting ratings. Compliance with the safety limiting ratings shall be ensured by means of suitable protective circuits.

Table 3. ADM3050E-EP 16-Lead Standard Small Outline Package, Wide Body [SOIC_W] (RW-16) Insulation Characteristics

Parameter	Symbol	Value	Unit	Test Conditions/Comments
GENERAL				
Minimum External Clearance Distance	CLR	7.8	mm	Measured from input terminals to output terminals, shortest distance through air per IEC 60664-1
Minimum External Creepage Distance	CRP	7.8	mm	Measured from input terminals to output terminals, shortest distance along body per IEC 60664-1
Distance Through Insulation	DTI	29	μm	Minimum internal
Comparative Tracking Index	CTI	>600	V	Per IEC 60112
Material Group		I		Per IEC 60664-1
Overtoltage Category per IEC 60664-1		I to IV		Rated mains voltage ≤ 600V rms
SAFETY LIMITING VALUES				
Maximum Ambient Safety Temperature	T _S	150	°C	
Maximum Total Power Dissipation	P _{TOT}	1.68	W	T _A ≤ 25°C, P _{TOT} = P _{SI} = P _{SO}
Derating Above Ambient (T _A)		13.44	mW/°C	T _A > 25°C, see Figure 4
Junction-to-Air Thermal Impedance	θ _{JA}	74.1	°C/W	See the Table 6 section
IEC 60747-17 (REINFORCED INSULATION)				
Maximum Repetitive Peak Isolation Voltage	V _{IORM}	849	V peak	
Maximum Isolation Working Voltage	V _{IOWM}	600	V rms	AC voltage, end of life test, f = 60Hz
		849	V peak	DC voltage
Maximum Transient Isolation Voltage	V _{IOTM}	8000	V peak	V _{TEST} ≥ 1.2 × V _{IOTM} , t = 1s (100% production)
Maximum Impulse Voltage	V _{IMP}	8000	V peak	Surge voltage in air, waveform per IEC 61000-4-5
Maximum Surge Isolation Voltage	V _{IOSM}	12800	V peak	V _{TEST} ≥ 1.3 × V _{IMP} minimum 10kV (type test), tested in oil, waveform per IEC 61000-4-5
Apparent Charge	q _{pd}	≤5	pC	Method a (sample test), V _{ini} = V _{IOTM} , t _{ini} = 60s, V _{pd(m)} = 1.6 × V _{IORM} , t _m = 10s
				Method b1 (100% production), V _{ini} ≥ 1.2 × V _{IOTM} , t _{ini} = 1s, V _{pd(m)} = 1.875 × V _{IORM} , t _m = 1s
Resistance (Input to Output) ¹	R _{IO}	>10 ¹³	Ω	T _A = 25°C, V _{TEST} = 500V DC, t = 60s
	R _{IO_S}	>10 ⁹	Ω	T _A = T _S , V _{TEST} = 500V DC, t = 60s
Capacitance (Input to Output)	C _{IO}	4	pF	f _{TEST} = 1MHz
Climatic Category		55/125/21		
Pollution Degree		2		Per IEC 60664-1
UL 1577				
Maximum Withstanding Isolation Voltage	V _{ISO}	5700	V rms	V _{TEST} = 1.2 × V _{ISO} , t = 1s (100% production)

¹ Device measured as a 2-terminal device with Pin 1 to Pin 4 connected and Pin 5 to Pin 8 connected.

SPECIFICATIONS




Figure 4. Thermal Derating Curve for 16-Lead Standard Small Outline Package, Wide Body [SOIC_W] (RW-16) Package, Dependence of Safety Limiting Power with Ambient Temperature per IEC 60747-17

REGULATORY INFORMATION

The ADM3050E-EP has been approved by the organizations listed in [Table 4](#). Copies of the relevant certificates are available at [Safety and Regulatory Certifications for Digital Isolation](#).

Table 4. ADM3050E-EP 16-Lead Standard Small Outline Package, Wide Body [SOIC_W] (RW-16) Package Certifications

Regulatory Agency	Safety Standard/Rating	File or Certificate Number
UL	UL 1577 Single protection, 5700V rms isolation voltage	File E214100
CSA ¹	CSA 14-18 CSA/EN/IEC 62368-1 Basic insulation at 780V rms Reinforced insulation at 390V rms CSA/IEC 60601-1 2 MOPP at 237.5V rms CSA/IEC 61010-1 Basic insulation at 600V rms Reinforced insulation at 300V rms	File 205078
VDE	DIN EN IEC 60747-17 (VDE 0884-17) Reinforced insulation at 849V peak	Certificate 40051926
CQC	GB 4943.1 Basic insulation at 760V rms Reinforced insulation at 380V rms	Certificate CQC19001229559

¹ Working voltages are quoted for Pollution Degree 2, Material Group III and Overvoltage Category II except where otherwise specified. ADM3050E-EP case material has been evaluated by CSA as Material Group I.

ABSOLUTE MAXIMUM RATINGS

Table 5.

Parameter	Rating
V_{DD1} to GND_1 / V_{DD2} to GND_2	-0.5V to +6V
Logic Side Input and Output: TXD, RXD to GND_1	-0.5V to $V_{DD1} + 0.5V$
CANH, CANL to GND_2	-40V to +40V
Operating Temperature Range	-55°C to +125°C
Storage Temperature Range	-65°C to +150°C
Maximum Junction Temperature (T_J)	150°C
Moisture Sensitivity Level (MSL)	MSL3

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

THERMAL CHARACTERISTICS

Thermal performance is directly linked to PCB design and operating environment. Careful attention to PCB thermal design is required.

Thermal resistance and characterization parameter values specified in Table 6 are defined and calculated based on the JEDEC JESD51 standards. For more details on their definition and usage, see JEDEC JESD51-12 and the Thermal Analysis section of the ADM3050E datasheet.

Table 6. Package Thermal Data

Package Type	θ_{JA}	θ_{JB}	Ψ_{JB}	Ψ_{JT}	Unit
RW-16 ¹	74.1	50.6	53.8	7.8	°C/W

¹ Thermal impedance simulated values are based on JEDEC 2S2P thermal test board with no vias and still air.

ESD RATINGS FOR ADM3050E-EP

The following ESD information is provided for handling of ESD-sensitive devices in an ESD-protected area only.

Human body model (HBM) per ANSI/ESDA/JEDEC JS-001.

International Electrotechnical Commission (IEC) electromagnetic compatibility: Part 4-2 (IEC) per IEC 61000-4-2.

Table 7. ADM3050E-EP ESD Ratings

ESD Model	Withstand Threshold (kV)	Class
HBM ¹	±4	3A
IEC ²	±8 ³ (contact discharge) to GND_2	Level 4
	±15 (air discharge) to GND_2	Level 4
	±8 (contact, across isolation barrier) to GND_1	Level 4

¹ All pins, 1.5k Ω , 100pF.

² The CANH and CANL pins only.


³ Typical.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



NOTES
1. NC = NO CONNECT. NO INTERNAL CONNECTION TO IC. 004

Figure 5. Pin Configuration

Table 8. Pin Function Descriptions

Pin No.	Mnemonic	Description
1	V _{DD1}	Power Supply, Logic Side, 1.7V to 5.5V. This pin requires a 0.1µF decoupling capacitor.
2, 7, 8	GND ₁	Ground, Logic Side.
3	RXD	Receiver Output Data.
4, 5, 11, 14	NC	No Connect. No internal connection to IC.
6	TXD	Driver Input Data.
9, 10, 15	GND ₂	Ground, Bus Side.
12	CANL	CAN Low Input and Output.
13	CANH	CAN High Input and Output.
16	V _{DD2}	Power Supply, Bus Side, 4.5V to 5.5V. This pin requires a 0.1µF decoupling capacitor.

OPERATIONAL TRUTH TABLE

Table 9. Truth Table

V _{DD1}	V _{DD2}	TXD	Mode	RXD	CANH/CANL
On	On	Low	Normal	Low	Dominant (limited by t _{DT})
On	On	High	Normal	High per bus	Recessive and set by bus
Off	On	Don't care	Normal	Indeterminate	Recessive and set by bus
On	Off	Don't care	Transceiver off	High	High-Z

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 6. Supply Current (I_{DD1}) vs. Data Rate




Figure 9. t_{TXD_DOM} vs. Temperature




Figure 7. Supply Current (I_{DD2}) vs. Data Rate




Figure 10. t_{TXD_REC} vs. Temperature




Figure 8. Receiver Input Hysteresis vs. Temperature




Figure 11. t_{LOOP_RISE} vs. Temperature

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 12. t_{LOOP_FALL} vs. Temperature




Figure 15. Supply Current (I_{DD1}) vs. Temperature




Figure 13. Differential Output Voltage vs. Temperature, $R_L = 60\Omega$




Figure 16. Supply Current (I_{DD2}) vs. Temperature




Figure 14. Differential Output Voltage vs. Supply Voltage (V_{DD2}), $R_L = 60\Omega$




Figure 17. Dominant Timeout (t_{DT}) vs. Temperature

TEST CIRCUITS




Figure 18. Driver Voltage Measurement





Figure 19. Receiver Voltage Measurement



NOTES
1. 1% TOLERANCE FOR ALL RESISTORS AND CAPACITORS.

Figure 20. Switching Characteristics Measurements




Figure 21. R_{DIFF} and C_{DIFF} Measured in Recessive State, Bus Disconnected




Figure 22. Input Resistance (R_{INX}) and Input Capacitance (C_{INX}) Measured in Recessive State, Bus Disconnected

OUTLINE DIMENSIONS

Package Drawing (Option)	Package Type	Package Description
RW-16	SOIC_W	16-Lead Standard Small Outline Package

For the latest package outline information and land patterns (footprints), go to [Package Index](#).

ORDERING GUIDE

Model ¹	Temperature Range	Package Description	Package Option
ADM3050ETRWZ-EP	-55°C to +125°C	16-Lead Standard Small Outline Package [SOIC_W]	RW-16
ADM3050ETRWZ-EP-RL	-55°C to +125°C	16-Lead Standard Small Outline Package [SOIC_W]	RW-16

¹ Z = RoHS Compliant Part.

EVALUATION BOARDS

Model ¹	Description
EVAL-ADM3050EEBZ	Evaluation Board

¹ Z = RoHS Compliant Part.

Legal Terms and Conditions

Information furnished by Analog Devices is believed to be accurate and reliable "as is". However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners. All Analog Devices products contained herein are subject to release and availability.